

MIPS32® Architecture for Programmers VolumeIV-e: The MIPS® DSP Application-Specific Extension to the MIPS32® Architecture

Document Number: MD00374 Revision 2.22 January 06, 2009

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353

Copyright © 2005-2009 MIPS Technologies Inc. All rights reserved.



Copyright © 2005-2009 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS II, MIPS IV, MIPS V, MIPS-3D, MIPS16, MIPS16e, MIPS32, MIPS64, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS-VERIFIED, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004Kc, 1004Kc, 1004Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, OCI, PDtrace, the Pipeline, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.03, Built with tags: 2B ARCH MIPS32

Contents

Chapter 1: About This Book	
1.1: Typographical Conventions	
1.1.1: Italic Text	11
1.1.2: Bold Text	11
1.1.3: Courier Text	
1.2: UNPREDICTABLE and UNDEFINED	12
1.2.1: UNPREDICTABLE	
1.2.2: UNDEFINED	12
1.2.3: UNSTABLE	
1.3: Special Symbols in Pseudocode Notation	
1.4: For More Information	
Chapter 2. Cuide to the Instruction Set	47
Chapter 2: Guide to the Instruction Set	
2.1: Understanding the Instruction Fields	
2.1.1: Instruction Fields	
2.1.2: Instruction Descriptive Name and Mnemonic	
2.1.3: Format Field	
2.1.4: Purpose Field	
2.1.5: Description Field	
2.1.6: Restrictions Field	
2.1.7: Operation Field	
2.1.8: Exceptions Field	
2.1.9: Programming Notes and Implementation Notes Fields	
2.2: Operation Section Notation and Functions	
2.2.1: Instruction Execution Ordering	
2.2.2: Pseudocode Functions	
2.2.2.1: Coprocessor General Register Access Functions	22
2.2.2.2: Memory Operation Functions	24
2.2.2.3: Floating Point Functions	27
2.2.2.4: Miscellaneous Functions	30
2.3: Op and Function Subfield Notation	31
2.4: FPU Instructions	31
Chapter 3: The MIPS® DSP Application Specific Extension to the MIPS32® Architecture	33
3.1: Base Architecture Requirements	
3.2: Software Detection of the ASE	
3.3: Compliance and Subsetting	
3.4: Introduction to the MIPS® DSP ASE and MIPS® DSP ASE Rev2	33
3.5: DSP Applications and their Requirements	
3.6: Fixed-Point Data Types	
3.7: Saturating Math	
3.8: Conventions Used in the Instruction Mnemonics	
3.9: Effect of Endian-ness on Register SIMD Data	
3.10: Additional Register State for the DSP ASE	
3.11: Software Detection of the DSP ASE and DSP ASE Rev 2	
3.12: Exception Table for the DSP ASE and DSP ASE Rev 2	
3.13: DSP ASE Instructions that Read and Write the DSPControl Register	
or to. Bor Abe instructions that read and write the Bor Control Register	

Chapter 4: MIPS® DSP ASE Instruction Summary 45 4.1: The MIPS® DSP ASE Instruction Summary 45 Chapter 5: Instruction Encoding 61 5.1: Instruction Bit Encoding 61 Chapter 6: The MIPS® DSP ASE Instruction Set 69 6.1: Compliance and Subsetting 69 ABSQ_S.RB 70 ABSQ_S.RH 71 ABSQ_S.W 72 ADDQ [S].PH 75 ADDQ S.W 75 ADDQ H_R].PH 76 ADDQH_R].PH 76 ADDUL_S].P.H 76 ADDUL_R].B. 80 ADDUL_R].B. 80 ADDUL_R].B. 80 ADDUL_R].B. 80 ADDUL_R].B. 80 ADDUL_R].B. 80 ADDWC 85 ADDWC 85 BALIGN 87 BURK 88 BPOSGE32 89 CMPCONDPH 90 CMPGU cond QB 92 CMPU cond QB 94 DPAQ_SALW_PH 96 DPAQ_SALW_PH 96	3.14: Arithmetic Exceptions	
4.1: The MIPS® DSP ASE Instruction Summary 45 Chapter 5: Instruction Encoding 61 5.1: Instruction Bit Encoding 61 Chapter 6: The MIPS® DSP ASE Instruction Set 69 6.1: Compliance and Subsetting 69 ABSQ_S.QB 70 ABSQ_S.PH 71 ABSQ_S.W 72 ADDQL_SI_PH 73 ADDQL_SI_W 75 ADDQHT_RI,W 76 ADDQHT_RI,W 76 ADDQL_SI_PH 76 ADDQL_SI_PH 76 ADDQL_SI_PH 76 ADDQL_SI_PH 76 ADDQL_SI_PH 76 ADDUL_SI_OB 80 ADDUL_SI_OB 80 ADDUL_SI_OB 80 ADDUL_SI_OB 83 ADDWC 85 BPOSGE32 89 CMPCond_PH 90 CMPCL cond_QB 91 CMPCL cond_QB 92 CMPLU cond_QB 94 CMPCL cond_QB 94 CMPCL cond_QB 94 CMPL cond_QB 94	Chapter 4: MIPS® DSP ASE Instruction Summary	
Chapter 5: Instruction Encoding 61 5.1: Instruction Bit Encoding 61 Chapter 6: The MIPS® DSP ASE Instruction Set 69 6.1: Compliance and Subsetting 69 ABSQ_S.QB 70 ABSQ_S.QB 71 ABSQ_S.QB 72 ADDQL_S.J.P.H. 71 ADDQ_S.W. 75 ADDQL_S.W. 76 ADDQL_S.W. 76 ADDQL_S.W. 76 ADDCH_R.J.P.H. 76 ADDCH_R.J.P.H. 76 ADDCL_S.J.P.H. 78 ADDCL_S.J.P.H. 78 ADDUL_S.J.B. 80 ADDUL_S.J.B. 80 ADDUL_S.J.P.H. 78 ADDUL_S.J.P.H. 83 ADDUL_S.J.P.H. 83 ADDUL_S.J.P.H. 83 ADDUL_S.J.P.H. 83 ADDUL_S.J.P.H. 83 ADDUL_S.J.P.H. 84 ADDUL_S.J.P.H. 84 ADDUL_S.J.P.H. 89 CMPCO.ond.P.H. 90		
5.1: Instruction Bit Encoding 61 Chapter 6: The MIPS® DSP ASE Instruction Set 69 6.1: Compliance and Subsetting. 69 ABSQ_S_QB_ 70 ABSQ_S_VM 71 ABSQ_S_W 72 ADDQ_S_W 73 ADDQ_S_W 75 ADDQHL_RI_PH 76 ADDQHL_RI_W 76 ADDUL_S_QB 79 ADDUL_S_QB 79 ADDUL_S_QB 79 ADDUL_S_QB 78 ADDUL_S_QB 79 ADDUL_S_QB 80 ADDUL_S_QB 80 ADDUL_S_QB 80 ADDUL_S_QB 80 ADDUL_S_QB 80 ADDUL_S_QB 80 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMPGU.cond.QB 91 CMPGU.cond.QB 92 CMPGU.cond.QB 92 CMPU.cond.QB 94 DPAQ_SA.W.PH 90 <t< td=""><td></td><td></td></t<>		
5.1: Instruction Bit Encoding 61 Chapter 6: The MIPS® DSP ASE Instruction Set 69 6.1: Compliance and Subsetting. 69 ABSQ_S_QB_ 70 ABSQ_S_VM_ 71 ABSQ_S_W_ 72 ADDQ_S_W_ 73 ADDQ_S_W_ 75 ADDQHL_RIPH. 76 ADDQHL_RIPH. 76 ADDUL_S_QB. 80 CMPGU.cond_QB. 81 CMPGU.cond_QB. 92 CMPGU.cond_QB. 92 CMPGU.cond_QB. 94 DPAQ_SA.W_PH. 96 DPAQ_SA.W_PH. 97 DPAQ_SA.W_PH.<	Chapter 5: Instruction Encoding	
Chapter 6: The MIPS® DS ASE Instruction Set 69 6.1: Compliance and Subsetting. 69 ABSQ_S_QB 70 ABSQ_S_PH 71 ABSQ_S_W 72 ADDQ[_S].PH 73 ADDQ_S_W. 75 ADDQ[_S].PH 76 ADDQ[_S].PH 76 ADDQ[_S].PH 76 ADDQ[_S].PH 76 ADDQL_S_W. 76 ADDQL_S_N. 76 ADDQL_S_N. 78 ADDUL_S_N. 78 ADDUL_S_N. 78 ADDUL_S_N. 78 ADDUL_S_N. 78 ADDUL_S_N. 83 ADDUL_S_N. 83 ADDUL_S_N. 83 ADDUL_S_N. 83 ADDUL_S_N. 83 ADDUL_S_N. 83 ADDUL_S_N. 84 ADDUL_S_N. 84 ADDUL_S_N. 85 ADDUL_S_N. 86 BPAQ.S. 89 CMPGU.cond.QB <t< td=""><td></td><td></td></t<>		
6.1: Compliance and Subsetting. 69 ABSQ_S.QB. 70 ABSQ_S.PH. 71 ABSQ_S.W. 72 ADDQ_S.W. 73 ADDQ_S.W. 75 ADDQH_RIPH. 76 ADDQL_S.W. 75 ADDQH_RIPH. 76 ADDQL_SIQB. 79 ADDUL_SIQB. 80 ADDUL_SIQB. 80 ADDUL_SIQB. 80 ADDUL_SIQB. 83 ADDWC. 85 APPEND. 86 BLIGN. 87 BITREV 88 BOSGE32. 89 CMPCOL.cond.QB. 92 CMPCU.cond.QB. 92 CMPCU.cond.QB. 92 CMPAQ_S.W.PH. 96 DPAQ_S.W.PH. 96 DPAQ_S.W.PH. 96 DPAQ_S.S.W.PH. 100 DPAQX_S.W.PH. 106 DPAX_S.M.V.PH. 106 DPSQ_SALW. 109 DPSQ_SALW.PH. 106 DPSQ_SALW.PH. 107 DPSQ_SALW.P	o	
6.1: Compliance and Subsetting. 69 ABSQ_S.QB. 70 ABSQ_S.PH. 71 ABSQ_S.W. 72 ADDQ_S.W. 73 ADDQ_S.W. 75 ADDQH_RIPH. 76 ADDQL_S.W. 75 ADDQH_RIPH. 76 ADDQL_SIQB. 79 ADDUL_SIQB. 80 ADDUL_SIQB. 80 ADDUL_SIQB. 80 ADDUL_SIQB. 83 ADDWC. 85 APPEND. 86 BLIGN. 87 BITREV 88 BOSGE32. 89 CMPCOL.cond.QB. 92 CMPCU.cond.QB. 92 CMPCU.cond.QB. 92 CMPAQ_S.W.PH. 96 DPAQ_S.W.PH. 96 DPAQ_S.W.PH. 96 DPAQ_S.S.W.PH. 100 DPAQX_S.W.PH. 106 DPAX_S.M.V.PH. 106 DPSQ_SALW. 109 DPSQ_SALW.PH. 106 DPSQ_SALW.PH. 107 DPSQ_SALW.P	Chapter 6: The MIPS® DSP ASE Instruction Set	69
ABSQ_S.0B. 70 ABSQ_S.PH. 71 ADDQ_S.PH. 72 ADDQ_S.W. 73 ADDQ_S.W. 75 ADDQH_R!PH. 76 ADDQH_R!PH. 76 ADDQH_R!PH. 76 ADDQH_R!PH. 76 ADDQH_R!PH. 78 ADDSC. 79 ADDU_S!QB. 80 ADDUL_S!PH. 82 ADDUL_S!QB. 83 ADDWC. 85 APPEND. 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMPGU.cond.QB. 92 CMPGDU.cond.QB. 92 CMPGU.cond.QB. 92 DPAQ_SALW. 96 DPAQ_SALW. 96 DPAQ_SALW. 97 DPAQ_SALW. 96 DPAQ_SALW. 96 DPAQ_SALW. 96 DPAQ_SALW.PH. 102 DPAQ_SALW.PH. 106 DPSQ_S.W.PH. 106 DPSQ_S.W.PH. 109 <tr< td=""><td></td><td></td></tr<>		
ABSQ_S.P.H. 71 ABSQ_S.W. 72 ADDQL_SIPH. 73 ADDQ_S.W. 75 ADDQH_RIPH. 76 ADDQH_RIW. 78 ADDQL_SIQB. 80 ADDUL_SIQB. 80 ADDUL_SIQB. 80 ADDUL_SIQB. 82 ADDUL_SIQB. 83 ADDWC 83 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMPCond_PH. 90 CMPCU cond QB 91 CMPCU cond QB 92 CMPAQ_S W.PH. 96 DPAQ_S W.PH. 96 DPAQ_S S.W.PH. 96 DPAQX_S AL.W. 97 DPAQX_S A.W.PH. 100 DPAQX_S W.PH. 106 DPAX_W.PH. 102 DPAU.H.QBL 104 DPAU.H.QBL 105 DPAX_W.PH. 106 DPSQ_S S.W.PH. 107 DPSQ_S S.W.PH. 108		
ABSQ_S.W. 72 ADDQL_SI,PH. 73 ADDQ_S.W 75 ADDQH_RI,PH. 76 ADDQH_SI,OBSC 79 ADDUL_SI,OB 80 ADDUL_SI,OB 80 ADDUL_RI,OB 82 ADDUL_RI,OB 83 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMPCund,PH 90 CMPCBU cond,QB 92 CMPC Lond,QB 92 CMPL Cond,QB 92 CMPACS,SN.W.PH 96 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 100 DPAQ_SALW 102 DPAU H.QBL 104 DPAU H.QBL 105 DPAX_S.W.PH 106 DPSQ_S.S.W.PH 106 DPSQ_S.S.W.PH 106 DPSQ_S.S.W.PH 106 DPSQ_S.S.W.PH 106		
ADDQ_S.W 73 ADDQ_S.W 75 ADDQH_R].PH 76 ADDQH_R].W 78 ADDQL_SI.QB 79 ADDU[_S].PH 82 ADDU[_S].PH 82 ADDU[_S].PH 82 ADDU[_S].PH 82 ADDU[_S].PH 82 ADDUH_R].QB 83 ADDWC 85 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BOSGE32 89 CMPCdU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 94 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 102 DPAUH.GBL 104 DPAUH.GBL 104 DPAUH.GBL 104 DPAUH.GBL 106 DPAX_SAW.PH 106 DPAX_SAW.PH 107 DPSQ_SALW 109 DPSQ_SALW<		
ADDQ_SW 75 ADDQH[_R].PH. 76 ADDQSC 79 ADDU[_S].QB. 80 ADDU[_S].PH. 82 ADDUH[_R].QB 83 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMPCond_QB 91 CMPCDU.cond_QB 92 CMPCDU.cond_QB 92 CMPLOND_QB 94 DPAQ_SW.PH 96 DPAQ_SW.PH 96 DPAQ_SW.PH 96 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 100 DPAQ_SALW 101 DPAQ_SALW 102 DPAU H.QBL 104 DPAU H.QBL 104 DPAU H.QBL 105 DPAX_SW.PH 106 DPSQ_SW.PH 107 DPSQ_SW.P		
ADDQH[_R].PH. 76 ADDQGH[_R].W 78 ADDSC 79 ADDU[_S].QB. 80 ADDU[_S].QB. 80 ADDU[_S].PH. 82 ADDWC 83 ADDWC 85 APPEND 86 BALIGN. 87 BITREV 88 BPOSGE32 89 CMP.cond.QB 90 CMPGU.cond.QB 92 CMPGU.cond.QB 94 DPAQ_SALW 97 DPAQ_SALW 90 DPAQ_SALW 97 DPAQ_SALW 97 DPAQ_SALW 90 DPAQ_SALW 90 DPAQ_SALW 90 DPAQ_SALW 106 DPSQ_SALW		
ADDQH[_R].W 78 ADDUC SI.QB ADDUL_SJ.PH 80 ADDUL_SJ.PH 82 ADDUK 83 ADDWC 83 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BOSGE32 89 CMP.cond.PH 90 CMPGU.cond.QB 91 CMPGU.cond.QB 92 CMPU.cond.QB 92 CMPU.cond.QB 94 DPAQ_S.W.PH 95 DPAQ_S.W.PH 96 DPAQ_S.W.PH 97 DPAQX_S.W.PH 100 DPAQX_S.W.PH 106 DPAX_W.PH 102 DPAQ_S.W.PH 106 DPAQ_S.W.PH 107 DPAQ_S.S.W.PH 106 DPSQX_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.S.W.PH 108 DPSQ_S.S.W.PH 108 DPSQ_S.S.W.PH 109 DPSQ_S.S.W.PH 108 DPSQ_S.S.W.PH 108		
ADDSC 79 ADDUL_SI, QB. 80 ADDUL_SI, PH. 82 ADDUH_RI, QB. 83 ADDWC 85 APPEND. 86 BALIGN. 87 BITREV 88 BPOSGE32 89 CMP.cond.PH. 90 CMPGU.cond.QB 91 CMPGU.cond.QB 92 CMPU.cond.QB 94 DPAQ_SW.PH. 95 DPAQ_SW.PH. 96 DPAQ_SAL.W. 97 DPAQX_S.W.PH. 100 DPAQX_S.W.PH. 102 DPAU.H.QBR. 104 DPAU.H.QBR. 105 DPAX_S.W.PH. 106 DPS.W.PH. 107 DPSQ_SAL.W. 109 DPSQ_SAL.W. 11		
ADDU[_S].PH 82 ADDUH_ R].QB. 83 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMP.cond.PH. 90 CMPGU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 92 CMPU.cond.QB 94 DPAQ_S.W.PH 95 DPAQ_S.AL.W 97 DPAQ_S.AL.W 97 DPAQ_S.W.PH 100 DPAQ_S.W.PH 102 DPAU, S.W.PH 102 DPAU, S.W.PH 102 DPAU, S.W.PH 104 DPAU, H.QBL 104 DPAU, H.QBL 105 DPAX, S.W.PH 106 DPSQ_S.W.PH 106 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_S.W.PH 101 DPSQ_S.S.W.PH 110 DPSQ_S.S.W.PH 110 DPSQ_S.S.W.PH 110 DPSQ_S.W.PH		
ADDUH[_R].QB. 83 ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMP.cond.PH. 90 CMPGDU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 92 CMPU.cond.QB 94 DPA.W.PH. 95 DPAQ_S.W.PH 95 DPAQ_S.W.PH 96 DPAQX_S.W.PH 96 DPAQX_S.W.PH 102 DPAQX_S.W.PH 102 DPAQX_S.W.PH 102 DPAQX_S.W.PH 102 DPAQX_S.W.PH 105 DPAX.W.PH 105 DPAX_S.W.PH 106 DPSQ_S.W.PH 107 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 103 DPSQ_S.W.PH 104 DPSQ_S.S.W.PH 107 DPSQ_S.S.W.PH 108 DPSQ_S.S.W.PH 109 DPSQ_S.S.W.PH 110 DPSQ_S.S.W.PH	ADDU[_S].QB	
ADDWC 85 APPEND 86 BALIGN 87 BITREV 88 BPOSGE32 89 CMP.cond.PH 90 CMPGDU.cond.QB 91 CMPGDU.cond.QB 92 CMPLOND.QB 92 CMPGDU.cond.QB 94 DPAQ.SW.PH 95 DPAQ_SALW 97 DPAQ_SALW 97 DPAQX_SA.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBL 102 DPAX.W.PH 106 DPSQ_SALW 109 DPSQ_SALW 109 DPSQ_SALW 109 DPSQX_SA.W.PH 116 DPSQ_SALW 112 DPSQ_SALW 114 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBL 115 DPSX.W.PH 116 EXTPDP 117 EXTPDP 118 EXTPDP 118 <t< td=""><td>ADDU[_S].PH</td><td></td></t<>	ADDU[_S].PH	
APPEND. 86 BALIGN. 87 BITREV 88 BPOSGE32 89 CMP.cond.PH. 90 CMPGU.cond.QB. 91 CMPGDU.cond.QB. 92 CMPU.cond.QB. 92 CMPU.cond.QB. 94 DPA.W.PH 95 DPAQ_S.W.PH 96 DPAQ_S.W.PH 96 DPAQ_S.S.W.PH 100 DPAQX_S.W.PH 102 DPAU.L.QBL 104 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPSQ_S.W.PH 106 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 108 DPSQ_S.W.PH 112 DPSU.H.QBL 114	ADDUH[_R].QB	
BALIGN 87 BITREV 88 BPOSGE32 89 CMP.cond.PH 90 CMPGU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 92 CMPU.cond.QB 94 DPA.W.PH 95 DPAQ_S.W.PH 96 DPAQ_SAL.W 97 DPAQX_SA.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBL 106 DPS.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_SAL.W 109 DPSQ_SAL.W 109 DPSQ_SALW.PH 110 DPSQ_SALW.PH 116 DPSU.H.QBR 111 DPSU.H.QBR	ADDWC	
BITREV 88 BPOSGE32 89 CMP.cond.PH 90 CMPGU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 94 DPA.W.PH 95 DPAQ_SAL.W 97 DPAQX_S.W.PH 96 DPAQX_S.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBL 104 DPAX.W.PH 106 DPSQ_S.M.PH 107 DPSQ_S.W.PH 107 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_S.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTPDP 118 EXTPDPV 119 EXTPDPV 119 EXTPU. 120		
BPOSGE32 89 CMP.cond.PH. 90 CMPGUL.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 92 CMPU.cond.QB 92 DPA.W.PH. 95 DPAQ_SALW 96 DPAQ_SALW 97 DPAQX_SW.PH 102 DPAU.H.QBL 102 DPAU.H.QBL 104 DPAU.H.QBL 105 DPAX.W.PH 106 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_S.W.PH 101 DPSQX_S.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTPDP 118 EXTPDP 118 EXTPDPV 120	BALIGN	
CMP.cond.PH. 90 CMPGU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 94 DPA.W.PH. 95 DPAQ_SW.PH 96 DPAQ_SA.LW 97 DPAQX_S.W.PH 100 DPAQX_S.W.PH 102 DPAUL.AGBL 104 DPAU.H.QBL 105 DPAX.W.PH 106 DPSW.PH. 107 DPSQ_SA.LW 109 DPSQ_SA.LW 107 DPSQ_SA.LW 108 DPSQ_SA.LW 109 DPSQ_SA.LW 112 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBL 116 EXTPDP 118 EXTPDPV 119 EXTPDPV 120		
CMPGU.cond.QB 91 CMPGDU.cond.QB 92 CMPU.cond.QB 94 DPA.W.PH 95 DPAQ_SW.PH 96 DPAQ_SA.LW 97 DPAQX_SA.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBL 105 DPAX.W.PH 106 DPS.W.PH 107 DPSQ_SW.PH 108 DPSQ_SW.PH 109 DPSQX_SW.PH 109 DPSQX_SA.W.PH 110 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTPDP 117 EXTPDP 118 EXTPDPV 119 EXTPDPV 120		
CMPGDU.cond.QB 92 CMPU.cond.QB 94 DPA.W.PH 95 DPAQ_S.W.PH 96 DPAQ_SA.L.W 97 DPAQX_S.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX_W.PH 106 DPS.W.PH 106 DPS.W.PH 106 DPS.W.PH 106 DPS.W.PH 106 DPS.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQX_S.W.PH 110 DPSQX_S.A.L.W 109 DPSQX_S.A.W.PH 112 DPSUH.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDP 118 EXTPDP 119 EXTPV. 120		
CMPU.cond.QB. 94 DPA.W.PH. 95 DPAQ_S.W.PH 96 DPAQ_SA.L.W 97 DPAQX_S.W.PH 100 DPAQX_S.W.PH 102 DPAUH.QBL 104 DPAU.H.QBR 105 DPAX_W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_S.W.PH 101 DPSQ_SA.L.W 109 DPSQ_SA.L.W 109 DPSQ_SA.L.W 109 DPSQ_SA.W.PH 110 DPSU.H.QBL 114 DPSU.H.QBL 115 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 116 EXTP 118 EXTPDPV 119 EXTPDPV 119 EXTPV 120		
DPA.W.PH. 95 DPAQ_S.W.PH 96 DPAQ_SA.L.W. 97 DPAQX_S.W.PH 100 DPAQX_SA.W.PH. 102 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPSQ_S.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQ_SA.L.W 109 DPSQX_S.W.PH 110 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV. 120		
DPAQ_S.W.PH 96 DPAQ_SA.L.W 97 DPAQX_S.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_SA.L.W 109 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBL 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV 119 EXTPV 120		
DPAQ_SA.L.W 97 DPAQX_S.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_S.W.PH 109 DPSQ_S.W.PH 101 DPSQ_S.W.PH 110 DPSQ_S.W.PH 110 DPSQX_S.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBL 114 DPSU.H.QBR 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV 120		
DPAQX_S.W.PH 100 DPAQX_SA.W.PH 102 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_SA.W.PH 110 DPSQX_SA.W.PH 110 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBL 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV 120		
DPAQX_SA.W.PH. 102 DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPS.W.PH. 107 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_SA.W.PH 110 DPSQX_SA.W.PH 110 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV 120		
DPAU.H.QBL 104 DPAU.H.QBR 105 DPAX.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_S.W.PH 110 DPSQX_S.W.PH 110 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP. 117 EXTPDP 118 EXTPDPV. 119 EXTPV. 120		
DPAU.H.QBR 105 DPAX.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_S.W.PH 110 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP. 117 EXTPDP 118 EXTPDPV. 119 EXTPV. 120	—	
DPAX.W.PH 106 DPS.W.PH 107 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_S.W.PH 110 DPSQX_SA.W.PH 110 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV 119 EXTPV 120		
DPS.W.PH. 107 DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_S.W.PH 110 DPSQX_SA.W.PH 110 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV 119 EXTPV 120		
DPSQ_S.W.PH 108 DPSQ_SA.L.W 109 DPSQX_S.W.PH 110 DPSQX_SA.W.PH 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV 119 EXTPV 120		
DPSQ_SA.L.W. 109 DPSQX_S.W.PH. 110 DPSQX_SA.W.PH. 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV 120		
DPSQX_S.W.PH. 110 DPSQX_SA.W.PH. 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV 120		
DPSQX_SA.W.PH. 112 DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV. 119 EXTPV 120		
DPSU.H.QBL 114 DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV 119 EXTPV 120		
DPSU.H.QBR 115 DPSX.W.PH 116 EXTP 117 EXTPDP 118 EXTPDPV 119 EXTPV 120		
DPSX.W.PH		
EXTP		
EXTPDP		
EXTPDPV		
EXTPV		
EXTR_S.H	EXTPV	
	EXTR_S.H	
EXTR[_RS].W	EXTR[_RS].W	

EXTRV_S.H	124
EXTRV[RS].W	125
	127
LBUX	
LHX	
LWX	
MADD	
MADDU	
MAQ S[A].W.PHL	
MAQ_S[A].W.PHR	
MFHI.	
MFLO	
MODSUB	
MODSOB	
MSUBU	
MTHI.	
MTHLIP	
MTLO	
MUL[_S].PH	
MULEQ_S.W.PHL	
MULEQ_S.W.PHR	
MULEU_S.PH.QBL	
MULEU_S.PH.QBR	
MULQ_RS.PH	
MULQ_S.PH	
MULQ_RS.W	
MULQ_S.W	159
MULSA.W.PH.	160
MULSAQ_S.W.PH	161
MULT	162
MULTU	163
PACKRL.PH	
PICK.QB	
PICK.PH	
PRECEQ.W.PHL	
PRECEQ.W.PHR	
PRECEQU.PH.QBL	
PRECEQU.PH.QBLA	
PRECEQU.PH.QBR	
PRECEQU.PH.QBRA	
PRECEU.PH.QBL	
PRECEU.PH.QBLA	
PRECEU.PH.QBR	
PRECEU.PH.QBRA	
PRECR.QB.PH.	
PRECR_SRA[_R].PH.W	
PRECRQ.PH.W.	
PRECRQ_RS.PH.W.	
PRECRQU_S.QB.PH.	
PREPEND	
RADDU.W.QB	
RDDSP	186

REPL.QB	
REPL.PH	
REPLV.QB	
REPLV.PH	
SHILO	
SHILOV	
SHLL.QB	
SHLL[_S].PH	
SHLL_S.W	
SHLLV.QB	
SHLLV[_S].PH	
SHLLV_S.W	
SHRA[_R].QB	
SHRA[_R].PH	
SHRA_R.W	
SHRAV[_R].QB	
SHRAV[_R].PH	
SHRAV_R.W	
SHRL.QB	
SHRL.PH	
SHRLV.QB	
SHRLV.PH	
SUBQ[_S].PH	
SUBQ_S.W	
SUBQH[_R].PH	
SUBQH[_R].W	
SUBU[_S].QB	
SUBU[_S].PH	
SUBUH[_R].QB	
WRDSP	
Appendix A: Endian-Agnostic Reference to Register Elements	227
A.1: Using Endian-Agnostic Instruction Names	
A.1. Osing Endian-Agnostic Instruction Names to DSP ASE Instructions	
A.2. Mapping Endian-Agnostic Instruction Names to DSF ASE Instructions	
Appendix B: Revision History	231

Figures

Figure 2.1: Example of Instruction Description	18
Figure 2.2: Example of Instruction Fields	19
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic	19
Figure 2.4: Example of Instruction Format	
Figure 2.5: Example of Instruction Purpose	20
Figure 2.6: Example of Instruction Description	20
Figure 2.7: Example of Instruction Restrictions	21
Figure 2.8: Example of Instruction Operation	21
Figure 2.9: Example of Instruction Exception	21
Figure 2.10: Example of Instruction Programming Notes	22
Figure 2.11: COP_LW Pseudocode Function	
Figure 2.12: COP_LD Pseudocode Function	23
Figure 2.13: COP_SW Pseudocode Function	23
Figure 2.14: COP_SD Pseudocode Function	
Figure 2.15: CoprocessorOperation Pseudocode Function	
Figure 2.16: AddressTranslation Pseudocode Function	24
Figure 2.17: LoadMemory Pseudocode Function	25
Figure 2.18: StoreMemory Pseudocode Function	
Figure 2.19: Prefetch Pseudocode Function	
Figure 2.20: SyncOperation Pseudocode Function	
Figure 2.21: ValueFPR Pseudocode Function	
Figure 2.22: StoreFPR Pseudocode Function	
Figure 2.23: CheckFPException Pseudocode Function	
Figure 2.24: FPConditionCode Pseudocode Function	
Figure 2.25: SetFPConditionCode Pseudocode Function	
Figure 2.26: SignalException Pseudocode Function	
Figure 2.27: SignalDebugBreakpointException Pseudocode Function	
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function	
Figure 2.29: NullifyCurrentInstruction PseudoCode Function	
Figure 2.30: JumpDelaySlot Pseudocode Function	31
Figure 2.31: PolyMult Pseudocode Function	
Figure 3-1: Computing the Value of a Fixed-Point (Q7) Number	
Figure 3-2: A Paired-Half (PH) Representation in a GPR for the MIPS32® Architecture Figure 3-3: A Quad-Byte (QB) Representation in a GPR for the MIPS32® Architecture	
Figure 3-4: Operation of MULQ_RS.PH rd, rs, rt Figure 3-5: MIPS32® DSP ASE Control Register (<i>DSPControl</i>) Format	
Figure 3-5: Kill S32® DSF ASE Control Register (DSF Control) Format	
Figure 3-7: Status Register Format	
Figure 5-1: Sample Bit Encoding Table	
Figure 5-2: SPECIAL3 Encoding for the ADDU.QB/CMPU.EQ.QB instruction sub-classes	
Figure 5-2: SPECIALS Encoding for the ABSQ_S.PH instruction sub-class without immediate field	
Figure 5-4: SPECIAL3 Encoding for the ABSQ_S.PH instruction sub-class with the immediate field	
Figure 5-5: SPECIAL3 Encoding for the SHLL.QB instruction sub-class.	
Figure 5-6: SPECIAL3 Encoding for the LX instruction sub-class	
Figure 5-7: SPECIAL3 Encoding for the DPAQ.W.PH instruction sub-class	
Figure 5-8: SPECIAL3 Encoding Example for the EXTR.W instruction sub-class type 1	
Figure 5-9: SPECIAL3 Encoding Example for the EXTR.W instruction sub-class type 2	

Figure 5-10: SPECIAL3 Encoding Example for the EXTR.W instruction sub-class type 3	67
Figure 5.11: SPECIAL3 Encoding for the ADDUH.QB instruction sub-classes	67
Figure 5.12: SPECIAL3 Encoding for the APPEND instruction sub-class	68
Figure 6.1: Operation of the INSV Instruction	127
Figure A-1: The Endian-Independent PHL and PHR Elements in a GPR for the MIPS32® Architecture	228
Figure A-2: The Big-Endian PH0 and PH1 Elements in a GPR for the MIPS32® Architecture	228
Figure A-3: The Little-Endian PH0 and PH1 Elements in a GPR for the MIPS32® Architecture	228
Figure A-4: The Endian-Independent QBL and QBR Elements in a GPR for the MIPS32® Architecture	229
Figure A-5: The Endian-Independent QBLA and QBRA Elements in a GPR for the MIPS32® Architecture	229

Tables

Table 1.1: Symbols Used in Instruction Operation Statements	13
Table 2.1: AccessLength Specifications for Loads/Stores	26
Table 3.1: Data Size of DSP Applications	34
Table 3.2: The Value of a Fixed-Point Q31 Number	
Table 3.3: The Limits of Q15 and Q31 Representations	35
Table 3.4: MIPS® DSP ASE Control Register (DSPControl) Field Descriptions	39
Table 3.5: Instructions that set the ouflag bits in DSPControl	40
Table 3.7: Exception Table for the DSP ASE and DSP ASE Rev 2	42
Table 3.6: Cause Register ExcCode Field	42
Table 3.8: Instructions that Read/Write Fields in DSPControl	43
Table 4.1: List of instructions in the MIPS32® DSP ASE in the Arithmetic sub-class	-
Table 4.2: List of instructions in the MIPS32® DSP ASE in the GPR-Based Shift sub-class	48
Table 4.3: List of instructions in the MIPS32® DSP ASE in the Multiply sub-class	49
Table 4.4: List of instructions in the MIPS32® DSP ASE in the Bit/ Manipulation sub-class	
Table 4.5: List of instructions in the MIPS32® DSP ASE in the Compare-Pick sub-class	
Table 4.6: List of instructions in the MIPS32® DSP ASE in the Accumulator and DSPControl Access sub-class	3.57
Table 4.7: List of instructions in the MIPS32 [™] DSP ASE in the Indexed-Load sub-class	59
Table 4.8: List of instructions in the MIPS32® DSP ASE in the Branch sub-class	
Table 5.1: Symbols Used in the Instruction Encoding Tables	62
Table 5.2: MIPS32®DSP ASE Encoding of the Opcode Field	
Table 5.3: MIPS32® SPECIAL3 Encoding of Function Field for DSP ASE Instructions	63
Table 5.4: MIPS32® REGIMM Encoding of rt Field	
Table 5.5: MIPS32® ADDU.QB Encoding of the op Field	
Table 5.6: MIPS32® CMPU.EQ.QB Encoding of the op Field	
Table 5.7: MIPS32® ABSQ_S.PH Encoding of the op Field	65
Table 5.8: MIPS32® SHLL.QB Encoding of the op Field	
Table 5.9: MIPS32® LX Encoding of the op Field	
Table 5.10: MIPS32® DPAQ.W.PH Encoding of the op Field	
Table 5.11: MIPS32® EXTR.W Encoding of the op Field	
Table 5.12: MIPS32® ADDUH.QB Encoding of the op Field	
Table 5.13: MIPS32® APPEND Encoding of the op Field	68

Chapter 1

About This Book

The MIPS32® Architecture for Programmers VolumeIV-e comes as a multi-volume set.

- Volume I describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume II provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume III describes the MIPS32® Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS32® processor implementation
- Volume IV-a describes the MIPS16e[™] Application-Specific Extension to the MIPS32® Architecture
- Volume IV-b describes the MDMX[™] Application-Specific Extension to the MIPS32® Architecture and is not applicable to the MIPS32® document set
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS32® Architecture
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture

1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as *cached* and *uncached*

1.1.2 Bold Text

- represents a term that is being **defined**
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1

• is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
- UNPREDICTABLE operations must not halt or hang the processor

1.2.2 UNDEFINED

UNDEFINED operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

1.2.3 UNSTABLE

UNSTABLE results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

UNSTABLE values have one implementation restriction:

• Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

Symbol	Meaning
<i>←</i>	Assignment
=, ≠	Tests for equality and inequality
	Bit string concatenation
x ^y	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i>
b#n	A constant value <i>n</i> in base <i>b</i> . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
Obn	A constant value <i>n</i> in base 2. For instance 0b100 represents the binary value 100 (decimal 4).
0xn	A constant value n in base 16. For instance $0x100$ represents the hexadecimal value 100 (decimal 256).
x _{yz}	Selection of bits y through z of bit string x . Little-endian bit notation (rightmost bit is 0) is used. If y is less than z , this expression is an empty (zero length) bit string.
+, -	2's complement or floating point arithmetic: addition, subtraction
*,×	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
≤	2's complement less-than or equal comparison
2	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR

Table 1.1 Symbols Used in Instruction Operation Statements

Symbol	Meaning
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register x. The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$.
SGPR[s,x]	In Release 2 of the Architecture, multiple copies of the CPU general-purpose registers may be implemented. $SGPR[s,x]$ refers to GPR set <i>s</i> , register <i>x</i> .
FPR[x]	Floating Point operand register x
FCC[CC]	Floating Point condition code CC. <i>FCC[0]</i> has the same value as <i>COC[1]</i> .
FPR[x]	Floating Point (Coprocessor unit 1), general register x
CPR[z,x,s]	Coprocessor unit z, general register x, select s
CP2CPR[x]	Coprocessor unit 2, general register x
CCR[z,x]	Coprocessor unit <i>z</i> , control register <i>x</i>
CP2CCR[x]	Coprocessor unit 2, control register <i>x</i>
COC[z]	Coprocessor unit <i>z</i> condition signal
Xlat[x]	Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 \rightarrow Little-Endian, 1 \rightarrow Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions ($0 \rightarrow$ Little-Endian, $1 \rightarrow$ Big-Endian). In User mode, this end anness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as $(SR_{RE} \text{ and User mode})$.
LLbit	Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.
I:, I+n:, I-n:	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of I . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction I , in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction labelled I+1 appears to occur "at the same time" as the effect of pseudocode statements labeled I for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Table 1.1 Symbols Used in Instruction C	Operation Statements (Continued)
---	-------------------------------	------------

Symbol			Meaning	
PC	tion word. The adding a value to <i>PC</i> d pseudocode statem tion) or 4 before the instruction time of In the MIPS Archit address into a GPR	ress of the instru- luring an instru- ent, it is autom e next instruction the instruction ecture, the PC on a jump-and	ing the instruction time of an instruction, this is the addrivation that occurs during the next instruction time is detrivation time. If no value is assigned to PC during an instruction time. If no value is assigned to PC during an instruction time. A taken branch assigns the target address to the in the branch delay slot. value is only visible indirectly, such as when the processe a full 32-bit address all of which are significant during	termined by assign- uction time by any MIPS 16e instruc- e PC during the or stores the restart sor 0 register on an
ISA Mode	•	•	MIPS16e Application Specific Extension, the <i>ISA Mode</i> de the processor is executing, as follows:	e is a single-bit reg-
		Encoding	Meaning	
		0	The processor is executing 32-bit MIPS instructions	
		1	The processor is executing MIIPS16e instructions	
	combined value of	the upper bits o	A Mode value is only visible indirectly, such as when the of PC and the ISA Mode into a GPR on a jump-and-link 0 register on an exception.	
PABITS			its implemented is represented by the symbol PABITS. λ ed, the size of the physical address space would be 2^{PAB}	
FP32RegistersMode	32-bit FPRs in whi	ch 64-bit data	-bit or 64-bit floating point registers (FPRs). In MIPS32 types are stored in even-odd pairs of FPRs. In MIPS64, types are stored in any FPR.	
	bility mode in which case FP32Register operates as if it had	ch the processo Mode is comp 1 32 32-bit FPR	52RegistersMode is always a 0. MIPS64 implementation or references the FPRs as if it were a MIPS32 implement outed from the FR bit in the <i>Status</i> register. If this bit is a Rs. If this bit is a 1, the processor operates with 32 64-bit e is computed from the FR bit in the <i>Status</i> register.	tation. In such a a 0, the processor
InstructionInBranchDe- laySlot	or jump. This cond	ition reflects th jump occurs to	at the Program Counter address was executed in the delate <i>dynamic</i> state of the instruction, not the <i>static</i> state. To an instruction whose PC immediately follows a branch of a branch or jump.	hat is, the value is
SignalException(excep- tion, argument)		ception-specifie	d, using the exception parameter as the type of exception c argument). Control does not return from this pseudoco of the call.	

1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www.mips.com

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

About This Book

Chapter 2

Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- "Instruction Fields" on page 19
- "Instruction Descriptive Name and Mnemonic" on page 19
- "Format Field" on page 19
- "Purpose Field" on page 20
- "Description Field" on page 20
- "Restrictions Field" on page 20
- "Operation Field" on page 21
- "Exceptions Field" on page 21
- "Programming Notes and Implementation Notes Fields" on page 22




Figure 2.1 Example of Instruction Description

2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

31 26	§ 25 21	20 16	15 11	10 6	5 0
SPECIAL 000000	rs	rt	rd	0 00000	ADD 100000
6	5	5	5	5	6

Figure 2.2 Example of Instruction Fields

2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

Figure 2.3 Example of Instruction Descriptive Name and Mnemonic

Add Word	ADD	
----------	-----	--

2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Figure 2.4 Example of Instruction Format

Format:	ADD fd,rs,rt	MIPS32

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fint* field. For example, the ADD.fmt instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

Figure 2.5 Example of Instruction Purpose

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

De	scription: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$
The rest	e 32-bit word value in GPR <i>rt</i> is added to the 32-bit value in GPR <i>rs</i> to produce a 32-bit ult.
•	If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
•	If the addition does not overflow, the 32-bit result is placed into GPR rd.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR rt" is CPU general-purpose register specified by the instruction field rt. "FPR fs" is the floating point operand register specified by the instruction field fs. "CP1 register fd" is the coprocessor 1 general register specified by the instruction field fd. "FCSR" is the floating point Control /Status register.

2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD.fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see ALNV.PS)

- Valid operand formats (for example, see floating point ADD.fmt)
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

Figure 2.7 Example of Instruction Restrictions

Rest	rictions:
None	

2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Figure 2.8 Example of Instruction Operation

Operation:

```
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
   SignalException(IntegerOverflow)
else
   GPR[rd] ← temp
endif
```

See 2.2 "Operation Section Notation and Functions" on page 22 for more information on the formal notation used here.

2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

Figure 2.9	Example of	Instruction	Exception
------------	------------	-------------	-----------

Exceptions:	
Integer Overflow	

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

Figure 2.10 Example of Instruction Programming Notes

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- "Instruction Execution Ordering" on page 22
- "Pseudocode Functions" on page 22

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- "Coprocessor General Register Access Functions" on page 22
- "Memory Operation Functions" on page 24
- "Floating Point Functions" on page 27
- "Miscellaneous Functions" on page 30

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

COP_LW

The COP_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of mem-word in coprocessor general register *rt*.

Figure 2.11 COP_LW Pseudocode Function

```
COP_LW (z, rt, memword)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    memword: A 32-bit word value supplied to the coprocessor
    /* Coprocessor-dependent action */
endfunction COP_LW
```

COP_LD

The COP_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

Figure 2.12 COP_LD Pseudocode Function

```
COP_LD (z, rt, memdouble)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    memdouble: 64-bit doubleword value supplied to the coprocessor.
    /* Coprocessor-dependent action */
endfunction COP_LD
```

COP SW

The COP_SW function defines the action taken by coprocessor z to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register rt.

Figure 2.13 COP_SW Pseudocode Function

```
dataword ← COP_SW (z, rt)
z: The coprocessor unit number
rt: Coprocessor general register specifier
dataword: 32-bit word value
/* Coprocessor-dependent action */
```

endfunction COP_SW

COP_SD

The COP_SD function defines the action taken by coprocessor *z* to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register *rt*.

Figure 2.14 COP_SD Pseudocode Function

```
datadouble ← COP_SD (z, rt)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    datadouble: 64-bit doubleword value
    /* Coprocessor-dependent action */
endfunction COP_SD
```

CoprocessorOperation

The CoprocessorOperation function performs the specified Coprocessor operation.

Figure 2.15 CoprocessorOperation Pseudocode Function

CoprocessorOperation (z, cop_fun)

```
/* z: Coprocessor unit number */
/* cop_fun: Coprocessor function from function field of instruction */
/* Transmit the cop_fun value to coprocessor z */
endfunction CoprocessorOperation
```

2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in Table 2.1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

Figure 2.16 AddressTranslation Pseudocode Function

```
(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)
```

```
/* pAddr: physical address */
/* CCA: Cacheability&Coherency Attribute,the method used to access caches*/
```

```
/* and memory and resolve the reference */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */
/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */
```

endfunction AddressTranslation

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (*CCA*) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

```
MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)
   /* MemElem:
                Data is returned in a fixed width with a natural alignment. The */
   /*
                 width is the same size as the CPU general-purpose register, */
   /*
                 32 or 64 bits, aligned on a 32- or 64-bit boundary, */
   /*
                respectively. */
   /* CCA:
                Cacheability&CoherencyAttribute=method used to access caches */
   /*
                 and memory and resolve the reference */
   /* AccessLength: Length, in bytes, of access */
   /* pAddr: physical address */
   /* vAddr:
                virtual address */
                Indicates whether access is for Instructions or Data ^{\star/}
   /* IorD:
```

endfunction LoadMemory

StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

Figure 2.18 StoreMemory Pseudocode Function

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

Copyright © 2005-2009 MIPS Technologies Inc. All rights reserved.

```
/* CCA:
          Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* AccessLength: Length, in bytes, of access */
/* MemElem: Data in the width and alignment of a memory element. */
/* The width is the same size as the CPU general */
/*
            purpose register, either 4 or 8 bytes, */
/*
            aligned on a 4- or 8-byte boundary. For a */
           partial-memory-element store, only the bytes that will be*/
/*
          stored must be valid.*/
/*
/* pAddr: physical address */
/* vAddr: virtual address */
```

```
endfunction StoreMemory
```

Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Figure 2.19 Prefetch Pseudocode Function

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)
```

```
/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
```

```
endfunction Prefetch
```

Table 2.1 lists the data access lengths and their labels for loads and stores.

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

Table 2.1 AccessLength	Specifications	for Loads/Stores
------------------------	----------------	------------------

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

Figure 2.20 SyncOperation Pseudocode Function

SyncOperation(stype)

/* stype: Type of load/store ordering to perform. */

```
/* Perform implementation-dependent operation to complete the */
```

/* required synchronization operation */

endfunction SyncOperation

2.2.2.3 Floating Point Functions

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

Figure 2.21 ValueFPR Pseudocode Function

```
value ← ValueFPR(fpr, fmt)
   /* value: The formattted value from the FPR */
   /* fpr:
             The FPR number */
   /* fmt: The format of the data, one of: */
   /*
             S, D, W, L, PS, */
   /*
             OB, QH, */
   /*
             UNINTERPRETED_WORD, */
   /*
             UNINTERPRETED DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in SWC1 and SDC1 */
   case fmt of
       S, W, UNINTERPRETED_WORD:
          valueFPR \leftarrow FPR[fpr]
      D, UNINTERPRETED_DOUBLEWORD:
          if (FP32RegistersMode = 0)
              if (fpr_0 \neq 0) then
                 valueFPR ← UNPREDICTABLE
              else
                 valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> || FPR[fpr]<sub>31..0</sub>
              endif
          else
             valueFPR \leftarrow FPR[fpr]
          endif
      L, PS:
          if (FP32RegistersMode = 0) then
```

```
else
valueFPR ← FPR[fpr]
endif
DEFAULT:
valueFPR ← UNPREDICTABLE
endcase
endfunction ValueFPR
```

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a

StoreFPR

different format.

Figure 2.22 StoreFPR Pseudocode Function

```
StoreFPR (fpr, fmt, value)
   /* fpr:
              The FPR number */
   /* fmt:
              The format of the data, one of: */
   /*
              S, D, W, L, PS, */
   /*
              OB, QH, */
   /*
              UNINTERPRETED_WORD, */
   /*
              UNINTERPRETED_DOUBLEWORD */
   /* value: The formattted value to be stored into the FPR */
   /* The UNINTERPRETED values are used to indicate that the datatype ^{\star/}
   /* is not known as, for example, in LWC1 and LDC1 */
   case fmt of
       S, W, UNINTERPRETED_WORD:
          FPR[fpr] \leftarrow value
       D, UNINTERPRETED_DOUBLEWORD:
           if (FP32RegistersMode = 0)
              if (fpr_0 \neq 0) then
                  UNPREDICTABLE
              else
                  FPR[fpr] \leftarrow UNPREDICTABLE^{32} \parallel value_{31}
                  FPR[fpr+1] \leftarrow UNPREDICTABLE^{32} \parallel value_{63...32}
              endif
           else
              FPR[fpr] \leftarrow value
           endif
       L, PS:
           if (FP32RegistersMode = 0) then
              UNPREDICTABLE
           else
              FPR[fpr] \leftarrow value
           endif
```

endcase

endfunction StoreFPR

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

CheckFPException

Figure 2.23 CheckFPException Pseudocode Function

CheckFPException()

```
/* A floating point exception is signaled if the E bit of the Cause field is a 1 */
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 */
if ( (FCSR<sub>17</sub> = 1) or
        ((FCSR<sub>16..12</sub> and FCSR<sub>11..7</sub>) ≠ 0)) ) then
        SignalException(FloatingPointException)
endif
```

endfunction CheckFPException

FPConditionCode

The FPConditionCode function returns the value of a specific floating point condition code.

Figure 2.24 FPConditionCode Pseudocode Function

```
tf ←FPConditionCode(cc)
```

```
/* tf: The value of the specified condition code */
/* cc: The Condition code number in the range 0..7 */
if cc = 0 then
    FPConditionCode \leftarrow FCSR<sub>23</sub>
else
    FPConditionCode \leftarrow FCSR<sub>24+cc</sub>
endif
```

endfunction FPConditionCode

SetFPConditionCode

The SetFPConditionCode function writes a new value to a specific floating point condition code.

Figure 2.25 SetFPConditionCode Pseudocode Function

2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.26 SignalException Pseudocode Function

```
SignalException(Exception, argument)
```

/* Exception: The exception condition that exists. */
/* argument: A exception-dependent argument, if any */

endfunction SignalException

SignalDebugBreakpointException

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.27 SignalDebugBreakpointException Pseudocode Function

SignalDebugBreakpointException()

endfunction SignalDebugBreakpointException

SignalDebugModeBreakpointException

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function

SignalDebugModeBreakpointException()

endfunction SignalDebugModeBreakpointException

NullifyCurrentInstruction

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

Figure 2.29 NullifyCurrentInstruction PseudoCode Function

```
NullifyCurrentInstruction()
```

```
endfunction NullifyCurrentInstruction
```

JumpDelaySlot

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

Figure 2.30 JumpDelaySlot Pseudocode Function

```
JumpDelaySlot(vAddr)
```

```
/* vAddr:Virtual address */
```

endfunction JumpDelaySlot

PolyMult

The PolyMult function multiplies two binary polynomial coefficients.

Figure 2.31 PolyMult Pseudocode Function

2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs, ft, immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See "Op and Function Subfield Notation" on page 31 for a description of the op and function subfields.

The MIPS® DSP Application Specific Extension to the MIPS32® Architecture

3.1 Base Architecture Requirements

The MIPS DSP ASE requires the following base architecture support:

• MIPS32 Release 2 or MIPS64 Release 2 Architecture: The MIPS DSP ASE requires a compliant implementation of the MIPS32 Release 2 or MIPS64 Release 2 Architecture.

The MIPS DSP ASE Rev2 requires the following base architecture support:

- MIPS DSP ASE
- MIPS32 Release 2 or MIPS64 Release 2 Architecture

3.2 Software Detection of the ASE

Software may determine if the MIPS DSP ASE is implemented by checking the state of the DSPP (DSP Present) bit, which is bit 10 in the *config3* CP0 register.

Software may determine if the MIPS DSP ASE Rev 2 is implemented by checking the state of the DSP2P (DSP Rev2 Present) bit, which is bit 11 in the *config3* CP0 register. Note that compliant MIPS DSP ASE Rev2 implementations must set both DSPP and DSP2P bits.

Both the DSPP and DSP2P bits are fixed by the hardware implementation and are read-only for software.

3.3 Compliance and Subsetting

There are no instruction subsets of the MIPS DSP ASE-all DSP ASE instructions and state must be implemented.

Similarly, there are no instruction subsets of the MIPS DSP ASE Rev 2—all DSP ASE Rev2 instructions and state must be implemented.

3.4 Introduction to the MIPS® DSP ASE and MIPS® DSP ASE Rev2

This document contains a complete specification of the MIPS® DSP Application Specific Extension (ASE) and MIPS DSP ASE Rev2, which are extensions to the MIPS32® architecture. (In this document, statements about MIPS DSP ASE include MIPS DSP ASE Rev2, except where noted.) The table entries in Chapter 4, "MIPS® DSP ASE Instruction Summary" on page 45 contain notations which flag the Rev2 instructions; this information is also available in the per instruction pages. The extensions comprises new integer instructions and new state that includes new HI-LO accumulator pairs and a *DSPControl* register. The MIPS DSP ASE can be included in either a MIPS32 or

MIPS64 architecture implementation. The ASE has been designed to benefit a wide range of DSP, multimedia, and DSP-like algorithms. The performance increase from these extensions can be used to integrate DSP-like functionality into MIPS cores used in a SOC (System on Chip), potentially reducing overall system cost. The ASE includes many of the typical features found in other integer-based DSP extensions, for example, support for operations on fractional data types and register SIMD (Single Instruction Multiple Data) operations such as add, subtract, multiply, shift, etc. In addition, the extensions includes some key features that efficiently address specific problems often encountered in DSP applications. These include, for example, support for complex multiplication, variable bit insertion and extraction, and the implementation and use of virtual circular buffers.

This chapter contains a basic overview of the principles behind DSP application processing and the data types and structures needed to efficiently process such applications. Chapter 4, "MIPS® DSP ASE Instruction Summary" on page 45, contains a list of all the instructions in the MIPS DSP ASE and MIPS DSP ASE Rev2, arranged by function type. Chapter 5, "Instruction Encoding" on page 61, describes the position of the new instructions in the MIPS instruction opcode map. The rest of the specification contains a complete list of all the instructions. Finally, various Appendix chapters describe how to implement and use the DSP ASE instructions in some common algorithms and inner loops.

3.5 DSP Applications and their Requirements

The MIPS DSP ASE has been designed specifically to improve the performance of a set of DSP and DSP-like applications. Table 3.1 shows these application areas sorted by the size of the data operands typically preferred by that application for internal computations. For example, raw audio data is usually signed 16-bit, but 32-bit internal calculations are often necessary for high quality audio. (Typically, an internal precision of about 28 bits may be all that is required which can be achieved using a fractional data type of the appropriate width.) There is some cross-over in some cases, which are not explicitly listed here. For example, some hand-held consumer devices may use lower precision internal arithmetic for audio processing, that is, 16-bit internal data formats may be sufficient for the quality required for hand-held devices.

In/Out Data Size	Internal Data Size	Applications
8 bits	8/16 bits	Printer image processing.Still JPEG processing.Moving video processing
16 bits	16 bits	 Voice Processing. For example, G.723.1, G.729, G.726, echo cancellation, noise cancellation, channel equalization, etc. Soft modem processing. For example V.92. General DSP processing. For example, filters, correlation, convolution, etc.
16/24 bits	32 bits	• Audio decoding and encoding. For example, MP3, AAC, SRS TruSurround, Dolby Digital Decoder, Pro Logic II, etc.

Table 3.1 Data Size of DSP Applications

3.6 Fixed-Point Data Types

Typical implementations of DSP algorithms use fractional fixed-point arithmetic, for reasons of size, cost, and power efficiency. Unlike floating-point arithmetic, fractional fixed-point arithmetic assumes that the position of the decimal point is fixed with respect to the bits representing the fractional value in the operand. To understand this type of arithmetic further, please consult DSP textbooks or other references that are easily available on the internet.

Fractional fixed-point data types are often referred to using Q format notation. The general form for this notation is Qm.n, where Q designates that the data is in fractional fixed-point format, *m* is the number of bits used to designate

the twos complement integer portion of the number, and *n* is the number of bits used to designate the twos complement fractional part of the number. Because the twos complement number is signed, the number of bits required to express a number is m+n+1, where the additional bit is required to denote the sign. In typical usage, it is very common for *m* to be zero. That is, only fractional bits are represented. In this case, a Q notation of the form Q0.*n* is abbreviated to Q*n*.

For example, a 32-bit word can be used to represent data in Q31 format, which implies one (left-most) sign bit followed by the binary point and then 31 bits representing the fractional data value. The interpretation of the 32 bits of the Q31 representation is shown in Table 3.2. Negative values are represented using the twos-complement of the equivalent positive value. This format can represent numbers in the range of -1.0 to +0.9999999999.... Similarly a 16-bit halfword can be used to represent data in Q15 format, which implies one sign bit followed by 15 fractional bits that represent a value between -1.0 and +0.9999....

Table 3.2 The Value of a Fixed-Point Q31 Number

+	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2 ⁻⁹	2-10	2-11	2 ⁻¹²	2-13	2-14	2-15	2-16	2-17	2 ⁻¹⁸	2-19	2-20	2-22	2-23	2-24	2-25	2-26	2-28	2-29	2-30	2-31
-																													

Table 3.3 shows the limits of the Q15 and the Q31 representations. Note that the value -1.0 can be represented exactly, but the value +1.0 cannot. For practical purposes, 0x7FFFFFFF is used to represent 1.0 inexactly. Thus, the multiplication of two values where both are -1 will result in an overflow since there is no representation for +1 in fixed-point format. Saturating instructions must check for this case and prevent the overflow by clamping the result to the maximal representable value. Instructions in the MIPS DSP ASE that operate on fractional data types include a "Q" in the instruction mnemonic; the assumed size of the instruction operands is detailed in the instruction description.

Fixed-Point Representation	Definition	Hexadecimal Representation	Decimal Equivalent				
Q15 minimum	$-2^{15}/2^{15}$	0x8000	-1.0				
Q15 maximum	$(2^{15}-1)/2^{15}$	0x7FFF	0.999969482421875				
Q31 minimum	$-2^{31}/2^{31}$	0x8000000	-1.0				
Q31 maximum	$(2^{31}-1)/2^{31}$	0x7FFFFFFF	0.9999999995343387126922607421875				

Table 3.3 The Limits of Q15 and Q31 Representations

Given a fixed-point representation, we can compute the corresponding decimal value by using bit weights per position as shown in Figure 3-1 for a hypothetical Q7 format number representation with 8 total bits.

DSP applications often, but not always, prefer to saturate the result after an arithmetic operation that causes an overflow or underflow. For operations on signed values, saturation clamps the result to the smallest negative or largest positive value in the case of underflow and overflow, respectively. For operations on unsigned values, saturation clamps the result to either zero or the maximum positive value.

bit weights	-2 ⁰	2-1	2-2	2-3	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2-7	
Example binary value	0	1	1	0	0	1	0	0	decimal value is $2^{-1} + 2^{-2} + 2^{-5}$ = 0.5 + 0.25 + 0.03125 = 0.78125
E-conclusion decimal $2^{-2} \pm 2^{-3}$									
Example binary value	0	0	1	1	0	0	0	0	decimal $2^{-2} + 2^{-3}$ value is $= 0.25 + 0.125$ = 0.375
maximum positive value									
Example								decimal $2^{-1} + 2^{-2} + 2^{-3} + 2^{-4}$	
Example binary value	0	1	1	1	1	1	1	1	decimal value is $2^{-1} + 2^{-2} + 2^{-3} + 2^{-4} + 2^{-5} + 2^{-6} + 2^{-7} = 0.5 + 0.25 + 0.125 + 0.0625$
		•	•	•	•		•		+ 0.03125 + 0.01562 + 0.00781 = 0.99218
		· ·	- i	· ·	- i		· ·	- i	
Example binary value	1	0	1	0	1	0	0	0	decimal $-2^{0} + 2^{-2} + 2^{-4}$ = -1.0 + 0.25 + 0.0625 = -0.6875
maximum negative value									
Example binary value	1	0	0	0	0	0	0	0	decimal value is -2^{0} = -1.0

Figure 3-1 Computing the Value of a Fixed-Point (Q7) Number

3.7 Saturating Math

Many of the MIPS DSP ASE arithmetic instructions provide optional saturation of the results, as detailed in each instructions description.

Saturation of fixed-point addition, subtraction, or shift operations that result in an underflow or overflow requires clamping the result value to the closest available fixed-point value representable in the given number of result bits. For operations on unsigned values, underflow is clamped to zero, and overflow to the largest positive fixed-point value. For operations on signed values, underflow is clamped to the minimum negative fixed-point value and overflow to the maximum positive value.

Saturation of fractional fixed-point multiplication operations clamps the result to the maximum representable fixed-point value when both input multiplicands are equal to the minimum negative value of -1.0, which is independent of the Q format used.

3.8 Conventions Used in the Instruction Mnemonics

MIPS DSP ASE instructions with a \mathbf{Q} in the mnemonic assume the input operands to be in fractional fixed-point format. Multiplication instructions that operate on fractional fixed-point data will not produce correct results when used with integer fixed-point data. However, addition and subtraction instructions will work correctly with either fractional fixed-point or signed integer fixed-point data.

Instructions that use unsigned data are indicated with the letter U. This letter appears after the letter Q for fractional in the instruction mnemonic. For example, the **ADDQU** instruction performs an unsigned addition of fractional data. In the MIPS base instruction set, the overflow trap distinguishes signed and unsigned arithmetic instructions. In the MIPS DSP ASE, the results of saturation distinguish signed and unsigned arithmetic instructions.

Some instructions provide optional rounding up, saturation, or rounding up and saturation of the result(s). These instructions use one of the modifiers RS, R, S, or SA in their mnemonic. For example, **MULQ_RS** is a multiply instruction (**MUL**) where the result is the same size as the input operands (indicated by the absence of **E** for expanded result in the mnemonic) that assumes fractional (**Q**) input data operands, and where the result is rounded up and saturated (RS) before writing the result in the destination register. (For fractional multiplication, saturation clamps the result to the maximum positive representable value if both multiplicands are equal to -1.0.) Several multiply-accumulate (dot product) instructions use a variant of the saturation flag, SA, indicating that the accumulated value is saturated in addition to the regular fractional multiplication saturation check.

The MIPS DSP ASE instructions provide support for single-instruction, multiple data (SIMD) operations where a single instruction can invoke multiple operation on multiple data operands. As noted previously, DSP applications typically use data types that are 8, 16, or 32 bits wide. In the MIPS32 architecture a general-purpose register (GPR) is 32 bits wide, and in the MIPS64 architecture, 64 bits wide. Thus, each GPR can be used to hold one or more operands of each size. For example, a 64-bit GPR can store eight 8-bit operands, a 32-bit GPR can store two 16-bit operands, and so on. A GPR containing multiple data operands is referred to as a *vector*.

MIPS32 implementations of the MIPS DSP ASE support three basic formats for data operands: signed 32 bit, signed 16 bit, and unsigned 8 bit. The latter format is motivated by the fact that video applications typically operate on unsigned 8-bit data. The instruction mnemonics indicate the supported data types as follows:

- $W = "Word", 1 \times 32$ -bit
- PH = "Paired Halfword", 2 × 16-bit. See Figure 3-2.
- QB = "Quad Byte", 4 × 8-bit. See Figure 3-3.

Figure 3-2 A Paired-Half (PH) Representation in a GPR for the MIPS32® Architecture





Figure 3-3 A Quad-Byte (QB) Representation in a GPR for the MIPS32® Architecture



For example, **MULQ_RS.PH rd, rs,rt** refers to the multiply instruction (**MUL**) that multiplies two vector elements of type fractional (**Q**) 16 bit (Halfword) data (**PH**) with rounding and saturation (**_RS**). Each source register supplies two data elements and the two results are written into the destination register in the corresponding vector position as shown in Figure 3-4.

When an instruction shows two format types, then the first is the output size and the second is the input size. For example, **PRECRQ.PH.W** is the (fractional) precision reduction instruction that creates a **PH** output format and uses **W** format as input from the two source registers. When the instruction only shows one format then this implies the same source and destination format.




Figure 3-4 Operation of MULQ_RS.PH rd, rs, rt

3.9 Effect of Endian-ness on Register SIMD Data

The order of data in memory and therefore in the register has a direct impact on the algorithm being executed. To reduce the effort required by the programmer and the development tools to take endian-ness into account, many of the instructions operate on pre-defined bits of a given register. The assembler can be used to map the endian-agnostic names to the actual instructions based on the endian-ness of the processor during the compilation and assembling of the instructions.

When a SIMD vector is loaded into a register or stored back to memory from a register, the endian-ness of the processor and memory has an impact on the view of the data. For example, consider a vector of eight byte values aligned in memory on a 64-bit boundary and loaded into a 64-bit register using the load double instruction: the order of the eight byte values within the register depends on the processor endian-ness. In a big-endian processor, the byte value stored

at the lowest memory address is loaded into the left-most (most-significant) 8 bits of the 64-bit register. In a little-endian processor, the same byte value is loaded into the right-most (least-significant) 8 bits of the register.

In general, if the byte elements are numbered 0-7 according to their order in memory, in a big-endian configuration, element 0 is at the most-significant end and element 7 is at the least-significant end. In a little-endian configuration, the order is reversed. This effect applies to all the sizes of data when they are in SIMD format.

To avoid dealing with the endian-ness issue directly, the instructions in the DSP ASE simply refer to the left and right elements of the register when it is required to specify a subset of the elements. This issue can quite easily be dealt with in the assembler or user code using suitably defined mnemonics that use the appropriate instruction for a given endian-ness of the processor. A description of how to do this is specified in Appendix A.

3.10 Additional Register State for the DSP ASE

The MIPS DSP ASE adds four new registers. The operating system is required to recognize the presence of the MIPS DSP ASE and to include these additional registers in context save and restore operations.

- Three additional *HI-LO* registers to create a total of four accumulator registers. Many common DSP computations involve accumulation, e.g., convolution. MIPS DSP ASE instructions that target the accumulators use two bits to specify the destination accumulator, with the zero value referring to the original accumulator of the MIPS architecture.
- A new control register, *DSPControl*, is used to hold extra state bits needed for efficient support of the new instructions. Figure 3-5 illustrates the bits in this register. Table 3.4 describes the use of the various bits and the instructions that refer to the fields. Table 3.5 lists the instructions that affect the *DSPControl* register *ouflag* field.

Figure 3-5 MIPS32® DSP ASE Control Register (DSPControl) Format

31		28	27	24	23	16	15	14	13	12	7	6	5	0	
	0		ccor	nd		ouflag	0	EFI	c	scount		0	pos		

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
0	31:28	Not used in the MIPS32 architecture, but these are reserved bits since they are used in the MIPS64 architecture. Must be written as zero; returns zero on read.	0	0	Required	
ccond	27:24	Condition code bits set by vector comparison instructions and used as source selectors by PICK instructions. The vector element size determines the number of bits set by a compar- ison (1, 2, or 4); bits not set are UNPRE- DICTABLE after the comparison.	R/W	0	Required	

Table 3.4 MIPS® DSP ASE Control Register (DSPControl) Field Descriptions

Fields			Read /	Reset		
Name	Bits	 Description	Write	State	Compliance	
ouflag 23:16		Overflow/underflow indication bits set when the result(s) of specific instructions (listed in Table 3.5) caused, or, if optional saturation has been used, would have caused overflow or underflow.	R/W	0	Required	
EFI	14	Extract Fail Indicator. This bit is set to 1 when one of the extraction instructions (EXTP, EXTPV, EXTPDP, or EXTPDP) fails. Failure occurs when there are insufficient bits to extract, i.e., when the value of the <i>pos</i> field in the <i>DSPControl</i> register is less than the <i>size</i> argument specified in the instruction. This bit is not sticky—the bit is set or reset after each extraction operation.	R/W	0	Required	
с	13	Carry bit set and used by a special add instruc- tion used to implement a 64-bit addition across two GPRs in a MIPS32 implementation. Instruction ADDSC sets the bit and instruction ADDWC uses this bit.	R/W	0	Required	
scount	12:7	This field is used by the INSV instruction to specify the size of the bit field to be inserted.	R/W	0	Required	
pos			R/W	0	Required	
0	15	Must be written as zero; returns zero on read.	0	0	Reserved	

Table 3.4 MIPS® DSP ASE Control Register (DSPControl) Field Descriptions

The bits of the overflow flag (*ouflag*) field in the *DSPControl* register are set by a number of instructions. These bits are sticky and can be reset only by an explicit write to these bits in the register (using the **WRDSP** instruction). The table below shows which bits can be set by which instructions and under what conditions.

Table 3.5 Instructions that set the ouflag bits in DSPControl

Bit Number	Instructions That Set This Bit
16	Instructions that set this bit when the destination is accumulator (<i>HI-LO</i> pair) zero and an operation over- flow or underflow occurs are: DPAQ_S, DPAQ_SA, DPSQ_S, DPSQ_SA, MAQ_S, MAQ_SA, and MULSAQ_S, DPAQX_S, DPAQX_SA, DPSQX_S, DPSQX_SA.
17	Instructions as above, when the destination is accumulator (<i>HI-LO</i> pair) one.

Bit Number	Instructions That Set This Bit
18	Instructions as above, when the destination is accumulator (<i>HI-LO</i> pair) two.
19	Instructions as above, when the destination is accumulator (<i>HI-LO</i> pair) three.
20	Instructions that on an overflow/underflow will set this bit are: ABSQ_S, ADDQ, ADDQ_S, ADDU, ADDU_S, ADDWC, SUBQ, SUBQ_S, SUBU, and SUBU_S.
21	Instructions that on an overflow/underflow will set this bit are: MUL, MUL_S, MULEQ_S, MULEU_S, MULQ_RS, and MULQ_S.
22	Instructions that on an overflow/underflow will set this bit are: PRECRQ_RS, PRECRQU_RS, SHLL, SHLL_S, SHLLV, and SHLLV_S.
23	Instructions that on an overflow/underflow will set this bit are: EXTR, EXTR_S, EXTR_RS, EXTRV, EXTRV_RS

Table 3.5 Instructions that set the ouflag bits in DSPControl

3.11 Software Detection of the DSP ASE and DSP ASE Rev 2

Bit 10 in the *config3* CP0 register, "DSP Present" (DSPP), is used to indicate the presence of the MIPS DSP ASE in the current implementation, and bit 11, "DSP Rev2 Present," (DSP2P), the presence of the MIPS DSP ASE Rev 2, as shown in Figure 3-6. Note that valid MIPS DSP ASE Rev 2 implementations set both DSPP and DSP2P bits: the condition of bit 11 set and bit 10 unset is invalid. Software may check the DSPP and DSP2P bits of the *config3* CP0 register to check whether this processor has implemented either the MIPS DSP ASE or MIPS DSP ASE Rev 2. When bit 10 is not set, an attempt to execute MIPS DSP ASE instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Software.

Figure 3-6 Config3 Register Format

31	30	11	10	98	7	6	5	4	3	2	1	0
М	0 000 0000 0000 0000 0000 0000	DSP2P	DSPP	0	LPA	VEIC	VInt	SP	0	MT	SM	TL

The "DSP ASE Enable" (DSPEn) bit—the MX bit, bit 24 in the CP0 Status register as shown in Figure 3-7—is used to enable access to the extra instructions defined by the MIPS DSP ASE as well as enabling four modified move instructions (MTLO/HI and MFLO/HI) that provide access to the three additional accumulators *ac1*, *ac2*, and *ac3*. Executing a MIPS DSP ASE instruction or one of the four modified move instructions when DSPEn is set to zero causes a DSP State Disabled Exception and results in exception code 26 in the CP0 Cause register. This allows the OS to do lazy context-switching. Table 3.6 shows the Cause Register exception code fields. Note that the MX bit of the CP0 Status register is also defined as the MIPS® MDMX ASE access enable bit. This use of the MX bit for MIPS DSP ASE enable is an **and** function if an implementation exists with both the MDMX ASE and the DSP ASE. That is, when the MX bit is set to zero both ASEs are disabled, and when the MX bit is set to one both ASEs are enabled; this implies that OS context switch code must switch the extra state for both ASEs, if they exist.

Figure 3-7 Status Register Format

31	2	25 24 23			0
		MX			

Exception	Code Value		
Decimal	Hexadecimal	Mnemonic	Description
26	16#1a	DSPDis	DSP ASE State Disabled Exception

Table 3.6 Cause Register ExcCode Field

3.12 Exception Table for the DSP ASE and DSP ASE Rev 2

Table 3.7 shows the exceptions caused when a MIPS DSP ASE or MIPS DSP ASE Rev 2 instruction, MTLO/HI or MFLO/HI, or any other instruction such as an CorExtend instruction attempts to access the new DSP ASE state, that is, *ac1*, *ac2*, or *ac3*, or the *DSPControl* register, and all other possible exceptions that relate to the DSP ASE.

Config3 _{DSP2P}	Config3 _{DSPP}	Status _{MX}	Valid DSP ASE Rev 2 Instruction	Valid DSP ASE Instruction	Exception
0	0	×	×	×	Reserved Instruction
0	1	0	×	×	DSP ASE State Disabled
0	1	1	×	no	Reserved Instruction
0	1	1	×	yes	None
1	0	×	×	×	Reserved Instruction
1	1	0	×	×	DSP ASE State Disabled
1	1	1	no	no	Reserved Instruction
1	1	1	yes	yes	None

Table 3.7 Exception Table for the DSP ASE and DSP ASE Rev 2

3.13 DSP ASE Instructions that Read and Write the DSPControl Register

Many MIPS DSP ASE and MIPS DSP ASE Rev 2 instructions read and write the *DSPControl* register, some explicitly and some implicitly. Like other register resource in the architecture, it is the responsibility of the hardware implementation to ensure that appropriate execution dependency barriers are inserted and the pipeline stalled for read-after-write dependencies and other data dependencies that may occur. Table 3.8 lists the MIPS DSP ASE and MIPS DSP ASE Rev 2 instructions that can read and write the *DSPControl* register and the bits or fields in the register that they read or write.

Instruction	Read/Write	DSPControl Field (Bits)
WRDSP	W	All (31:0)
EXTPDP, EXTPDPV, MTHLIP	W	pos (5:0)
ADDSC	W	c (13)
EXTP, EXTPV, EXTPDP, EXTPDPV	W	EFI (14)
See Table 3.5	W	ouflag (23:16)
CMP, CMPU, and CMPGDU variants	W	ccond (27:24)
RDDSP	R	All (31:0)
BPOSGE32,EXTP, EXTPV, EXTPDP, EXTPDPV, INSV,	R	pos (5:0)
INSV,	R	scount (12:7)
ADDWC	R	c (13)
PICK variants	R	ccond (27:24)

Table 3.8 Instructions that Read/Write Fields in DSPControl

3.14 Arithmetic Exceptions

Under no circumstances do any of the MIPS DSP ASE or MIPS DSP ASE Rev 2 instructions cause an arithmetic exception. Other exceptions are possible, for example, the indexed load instruction can cause an address exception. The specific exceptions caused by the different instructions are listed in the per-instruction description pages.

The MIPS® DSP Application Specific Extension to the MIPS32® Architecture

MIPS® DSP ASE Instruction Summary

4.1 The MIPS® DSP ASE Instruction Summary

The tables in this chapter list all the instructions in the DSP ASE. For operation details about each instruction, refer to the per-page descriptions. In each table, the column entitled "Writes GPR / ac / DSPControl", indicates the explicit write performed by each instruction. This column indicates the writing of a field in the DSPControl register other than the *ouflag* field (which is written by a large number of instructions as a side-effect).

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
ADDQ.PH rd,rs,rt ADDQ_S.PH rd,rs,rt	Pair Q15	Pair Q15	GPR	VoIP SoftM	Element-wise addition of two vectors of Q15 fractional values, with optional saturation.
ADDQ_S.W rd,rs,rt	Q31	Q31	GPR	Audio	Add two Q31 fractional values with saturation.
ADDU.QB rd,rs,rt ADDU_S.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise addition of vectors of four unsigned byte values. Results may be option- ally saturated to 255.
ADDUH.QB rd,rs,rt ADDUH_R.QB rd,rs,rt MIPSDSP-R2 ONLY	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise addition of vectors of four unsigned byte values, halving each result by right-shifting by one bit position. Results may be optionally rounded up in the least-signifi- cant bit.
ADDU.PH rd,rs,rt ADDU_S.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Unsigned Halfword	Pair Unsigned Halfword	GPR	Video	Element-wise addition of vectors of two unsigned halfword values, with optional satu- ration on overflow.
ADDQH.PH rd,rs,rt ADDQH_R.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Signed Halfword	Pair Signed Halfword	GPR	Misc	Element-wise addition of vectors of two signed halfword values, halving each result with right-shifting by one bit position. Results may be optionally rounded up in the least-sig- nificant bit.
ADDQH.W rd,rs,rt ADDQH_R.W rd,rs,rt MIPSDSP-R2 ONLY	Signed Word	Signed Word	GPR	Misc	Add two signed word values, halving the result with right-shifting by one bit position. Result may be optionally rounded up in the least-significant bit.
SUBQ.PH rd,rs,rt SUBQ_S.PH rd,rs,rt	Pair Q15	Pair Q15	GPR	VoIP	Element-wise subtraction of two vectors of Q15 fractional values, with optional satura- tion.
SUBQ_S.W rd,rs,rt	Q31	Q31	GPR	Audio	Subtraction with Q31 fractional values, with saturation.

Table 4.1 List of instructions in the MIPS32® DSP ASE in the Arithmetic sub-class

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
SUBU.QB rd,rs,rt SUBU_S.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise subtraction of unsigned byte values, with optional unsigned saturation.
SUBUH.QB rd,rs,rt SUBUH_R.QB rd,rs,rt MIPSDSP-R2 Only	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise subtraction of unsigned byte values, shifting the results right one bit posi- tion (halving). The results may be optionally rounded up by adding 1 to each result at the most-significant discarded bit position before shifting.
SUBU.PH rd,rs,rt SUBU_S.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Unsigned Halfword	Pair Unsigned Halfword	GPR	Video	Element-wise subtraction of vectors of two unsigned halfword values, with optional satu- ration on overflow.
SUBQH.PH rd,rs,rt SUBQH_R.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Signed Halfword	Pair Signed Halfword	GPR	Misc	Element-wise subtraction of vectors of two signed halfword values, halving each result with right-shifting by one bit position. Results may be optionally rounded up in the least-sig- nificant bit.
SUBQH.W rd,rs,rt SUBQH_R.W rd,rs,rt MIPSDSP-R2 ONLY	Signed Word	Signed Word	GPR	Misc	Subtract two signed word values, halving the result with right-shifting by one bit position. Result may be optionally rounded up in the least-significant bit.
ADDSC rd,rs,rt	Signed Word	Signed Word	GPR & DSPControl	Audio	Add two signed words and set the carry bit in the <i>DSPControl</i> register.
ADDWC rd,rs,rt	Signed Word	Signed Word	GPR	Audio	Add two signed words with the carry bit from the <i>DSPControl</i> register.
MODSUB rd,rs,rt	Signed Word	Signed Word	GPR	Misc	Modulo addressing support: update a byte index into a circular buffer by subtracting a specified decrement (in bytes) from the index, resetting the index to a specified value if the subtraction results in underflow.
RADDU.W.QB rd,rs	Quad Unsigned Byte	Unsigned Word	GPR	Misc	Reduce (add together) the 4 unsigned byte values in /S, zero-extending the sum to 32 bits before writing to the destination register. For example, if all 4 input values are 0x80 (decimal 128), then the result in <i>rd</i> is 0x200 (decimal 512).
ABSQ_S.QB rd,rt MIPSDSP-R2 ONLY	Quad Q7	Quad Q7	GPR	Misc	Find the absolute value of each of four Q7 fractional byte elements in the source register, saturating values of -1.0 to the maximum positive Q7 fractional value.
ABSQ_S.PH rd,rt	Pair Q15	Pair Q15	GPR	Misc	Find the absolute value of each of two Q15 fractional halfword elements in the source reg- ister, saturating values of -1.0 to the maximum positive Q15 fractional value.

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
ABSQ_S.W rd,rt	Q31	Q31	GPR	Misc	Find the absolute value of the Q31 fractional element in the source register, saturating the value -1.0 to the maximum positive Q31 fractional value.
PRECR.QB.PH rd,rs,rt MIPSDSP-R2 Only	Two Pair Integer Halfwords	Four Inte- ger Bytes	GPR	Misc	Reduce the precision of four signed integer halfword input values by discarding the eight most-significant bits from each to create four signed integer byte output values. The two halfword values from register <i>rs</i> are used to create the two left-most byte results, allowing an endian-agnostic implementation.
PRECRQ.QB.PH rd,rs,rt	2 Pair Q15	Quad Byte	GPR	Misc	Reduce the precision of four Q15 fractional input values by truncation to create four Q7 fractional output values. The two Q15 values from register <i>r</i> S are written to the two left-most byte results, allowing an endian-agnostic implementation.
PRECR_SRA.PH.W rt,rs,sa PRECR_SRA_R.PH.W rt,rs,sa	Two Inte- ger Words	Pair Integer Halfword	GPR	Misc	Reduce the precision of two integer word values to create a pair of integer halfword values. Each word value is first shifted right arithmetically by <i>sa</i> bit positions, and optionally rounded up by adding 1 at the most-significant discard bit position. The 16 least-significant bits of each word are then written to the corresponding halfword elements of destination register <i>rt</i> .
PRECRQ.PH.W rd,rs,rt PRECRQ_RS.PH.W rd,rs,rt	2 Q31	Pair half- word	GPR	Misc	Reduce the precision of two Q31 fractional input values by truncation to create two Q15 fractional output values. The Q15 value obtained from register <i>rs</i> creates the left-most result, allowing an endian-agnostic implemen- tation. Results may be optionally rounded up and saturated before being written to the desti- nation.
PRECRQU_S.QB.PH rd,rs,rt	2 Pair Q15	Quad Unsigned Byte	GPR	Misc	Reduce the precision of four Q15 fractional values by saturating and truncating to create four unsigned byte values.
PRECEQ.W.PHL rd,rt PRECEQ.W.PHR rd,rt	Q15	Q31	GPR	Misc	Expand the precision of a Q15 fractional value to create a Q31 fractional value by adding 16 least-significant bits to the input value.
PRECEQU.PH.QBL rd,rt PRECEQU.PH.QBR rd,rt PRECEQU.PH.QBLA rd,rt PRECEQU.PH.QBRA rd,rt	Unsigned Byte	Q15	GPR	Video	Expand the precision of two unsigned byte values by prepending a sign bit and adding seven least-significant bits to each to create two Q15 fractional values.

Table 4.1 List of instructions in the MIPS32® DSP ASE in the Arithr	metic sub-class (Continued)
---	-----------------------------

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
PRECEU.PH.QBL rd,rt PRECEU.PH.QBR rd,rt PRECEU.PH.QBLA rd,rt PRECEU.PH.QBRA rd,rt	Unsigned Byte	Unsigned halfword	GPR	Video	Expand the precision of two unsigned byte values by adding eight least-significant bits to each to create two unsigned halfword values.

Table 4.2 List of instructions in the MIPS32® DSP ASE in the GPR-Based Shift sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
SHLL.QB rd, rt, sa SHLLV.QB rd, rt, rs	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Misc	Element-wise left shift of eight signed bytes. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the three least-significant bits of sa or <i>r</i> S.
SHLL.PH rd, rt, sa SHLLV.PH rd, rt, rs SHLL_S.PH rd, rt, sa SHLLV_S.PH rd, rt, rs	Pair Signed halfword	Pair Signed halfword	GPR	Misc	Element-wise left shift of two signed half- words, with optional saturation on overflow. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the four least-significant bits of sa or <i>rs</i> .
SHLL_S.W rd, rt, sa SHLLV_S.W rd, rt, rs	Signed Word	Signed Word	GPR	Misc	Left shift of a signed word, with saturation on overflow. Zeros are inserted into the bits emp- tied by the shift. The shift amount is specified by the five least-significant bits of sa or <i>rs</i> . Use the MIPS32 instructions SLL or SLLV for non-saturating shift operations.
SHRL.QB rd, rt, sa SHRLV.QB rd, rt, rs	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise logical right shift of four byte values. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the three least-significant bits of sa or <i>r</i> S.
SHRL.PH rd, rt, sa SHRLV.PH rd, rt, rs MIPSDSP-R2 Only	Pair Half- words	Pair Half- words	GPR	Video	Element-wise logical right shift of two half- word values. Zeros are inserted into the bits emptied by the shift. The shift amount is spec- ified by the four least-significant bits of <i>r</i> S or the <i>sa</i> argument.
SHRA.QB rd,rt,sa SHRA_R.QB rd,rt,sa SHRAV.QB rd,rt,rs SHRAV_R.QB rd,rt,rs MIPSDSP-R2 Only	Quad Byte	Quad Byte	GPR	Misc	Element-wise arithmetic (sign preserving) right shift of four byte values. Optional round- ing may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the three least-signifi- cant bits of <i>rs</i> or by the argument <i>sa</i> .

Table 4.2 List of instructions in the MIPS32® DSP ASE in the GPR-Based Shift sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
SHRA.PH rd, rt, sa SHRAV.PH rd, rt, rs SHRA_R.PH rd, rt, sa SHRAV_R.PH rd, rt, rs	Pair Signed halfword	Pair Signed halfword	GPR	Misc	Element-wise arithmetic (sign preserving) right shift of two halfword values. Optionally, rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the four least-signifi- cant bits of <i>r</i> S or by the argument <i>sa</i> .
SHRA_R.W rd, rt, sa SHRAV_R.W rd, rt, rs	Signed Word	Signed Word	GPR	Video	Arithmetic (sign preserving) right shift of a word value. Optionally, rounding may be per- formed, adding 1 at the most-significant dis- card bit position. The shift amount is specified by the five least-significant bits of <i>r</i> S or the argument <i>sa</i> .

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
MULEU_S.PH.QBL rd,rs,rt MULEU_S.PH.QBR rd,rs,rt	Pair Unsigned Byte, Pair Unsigned Halfword,	Pair Unsigned Halfword	GPR	Still Image	Element-wise multiplication of two unsigned byte values from register <i>rs</i> with two unsigned halfword values from register <i>rt</i> . Each 24-bit product is truncated to 16 bits, with saturation if the product exceeds 0xFFFF, and written to the corresponding element in the destination register.
MULQ_RS.PH rd,rs,rt	Pair Q15	Pair Q15	GPR	Misc	Element-wise multiplication of two Q15 frac- tional values to create two Q15 fractional results, with rounding and saturation. After multiplication, each 32-bit product is rounded up by adding 0x00008000, then truncated to create a Q15 fractional value that is written to the destination register. If both multiplicands are -1.0, the result is saturated to the maximum positive Q15 fractional value. To stay compliant with the base architecture, this instruction leaves the base <i>HI-LO</i> pair UNPREDICTABLE after the operation. The other DSP ASE accumulators <i>ac1-ac3</i> are untouched.

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
MULEQ_S.W.PHL rd,rs,rt MULEQ_S.W.PHR rd,rs,rt	Pair Q15	Q31	GPR	VoIP	Multiplication of two Q15 fractional values, shifting the product left by 1 bit to create a Q31 fractional result. If both multiplicands are -1.0 the result is saturated to the maximum positive Q31 value. To stay compliant with the base architecture, this instruction leaves the base <i>HI-LO</i> pair UNPREDICTABLE after the operation. The other DSP ASE accumulators <i>ac1-ac3</i> must be untouched.
DPAU.H.QBL DPAU.H.QBR	Pair Bytes	Halfword	Acc	Image	Dot-product accumulation. Two pairs of corre- sponding unsigned byte elements from source registers <i>rt</i> and <i>rs</i> are separately multiplied, and the two 16-bit products are then summed together. The summed products are then added to the accumulator.
DPSU.H.QBL DPSU.H.QBR	Pair Bytes	Halfword	Acc	Image	Dot-product subtraction. Two pairs of corre- sponding unsigned byte elements from source registers <i>rt</i> and <i>rs</i> are separately multiplied, and the two 16-bit products are then summed together. The summed products are then sub- tracted from the accumulator.
DPA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Pair Signed Halfword	ac	VoIP / SoftM	Dot-product accumulation. The two pairs of corresponding signed integer halfword values from source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate integer word products. The products are then summed and accumulated into the specified accumulator.
DPAX.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Double- word	ac	VoIP	Dot-product with crossed operands and accu- mulation. The two crossed pairs of signed inte- ger halfword values from source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate integer word products. The products are then summed and accumulated into the specified accumulator.

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
DPAQ_S.W.PH ac,rs,rt	Pair Q15	Q32.31	ac	VoIP / SoftM	Dot-product accumulation. Two pairs of corre- sponding Q15 fractional values from source registers <i>rt</i> and <i>rs</i> are separately multiplied and left-shifted 1 bit to create two Q31 frac- tional products. For each product, if both mul- tiplicands are equal to -1.0 the product is clamped to the maximum positive Q31 frac- tional value. The products are then summed, and the sum is then sign extended to the width of the accumu- lator and accumulated into the specified accu- mulator. This instruction may be used to compute the imaginary component of a 16-bit complex multiplication operation after first swapping the operands to place them in the correct order.
DPAQX_S.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multi- plication and using crossed operands, with a final accumulation. The two crossed pairs of signed fractional halfword values from source registers <i>rt</i> and <i>r</i> s are separately multiplied to create two separate fractional word products. The products are then summed and accumu- lated into the specified accumulator.
DPAQX_SA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multi- plication and using crossed operands, with a final saturating accumulation. The two crossed pairs of signed fractional halfword values from source registers <i>rt</i> and <i>r</i> S are sepa- rately multiplied to create two separate frac- tional word products. The products are then summed and accumulated with saturation into the specified accumulator.
DPS.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Double- word	ac	VoIP / SoftM	Dot-product subtraction. The two pairs of cor- responding signed integer halfword values from source registers <i>rt</i> and <i>r</i> S are separately multiplied to create two separate integer word products. The products are then summed and subtracted from the specified accumulator.
DPSX.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with crossed operands and sub- traction. The two crossed pairs of signed inte- ger halfword values from source registers <i>rt</i> and <i>r</i> S are separately multiplied to create two separate integer word products. The products are then summed and subtracted into the speci- fied accumulator.

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
DPSQ_S.W.PH ac,rs,rt	Pair Q15	Q32.31	ac	VoIP / SoftM	Dot-product subtraction. Two pairs of corre- sponding Q15 fractional values from source registers <i>rt</i> and <i>rs</i> are separately multiplied and left-shifted 1 bit to create two Q31 frac- tional products. For each product, if both mul- tiplicands are equal to -1.0 the product is clamped to the maximum positive Q31 frac- tional value. The products are then summed, and the sum is then sign extended to the width of the accumu- lator and subtracted from the specified accu- mulator. This instruction may be used to compute the imaginary component of a 16-bit complex multiplication operation after first swapping the operands to place them in the correct order.
DPSQX_S.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multi- plication and using crossed operands, with a final subtraction. The two crossed pairs of signed fractional halfword values from source registers <i>rt</i> and <i>r</i> S are separately multiplied to create two separate fractional word products. The products are then summed and subtracted from the specified accumulator.
DPSQX_SA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multi- plication and using crossed operands, with a final saturating subtraction. The two crossed pairs of signed fractional halfword values from source registers <i>rt</i> and <i>rs</i> are separately multi- plied to create two separate fractional word products. The products are then summed and subtracted with saturation into the specified accumulator.
MULSAQ_S.W.PH ac,rs,rt	Pair Q15	Q32.31	ac	SoftM	Complex multiplication step. Performs ele- ment-wise fractional multiplication of the two Q15 fractional values from registers <i>rt</i> and <i>rs</i> , subtracting one product from the other to cre- ate a Q31 fractional result that is added to accumulator <i>ac</i> . The intermediate products are saturated to the maximum positive Q31 frac- tional value if both multiplicands are equal to -1.0.

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
DPAQ_SA.L.W ac,rs,rt	Q31	Q63	ac	Audio	Fractional multiplication of two Q31 frac- tional values to produce a Q63 fractional prod- uct. If both multiplicands are -1.0 the product is saturated to the maximum positive Q63 frac- tional value. The product is then added to accumulator <i>ac</i> . If the addition results in over- flow or underflow, the accumulator is saturated to the maximum positive or minimum negative value.
DPSQ_SA.L.W ac,rs,rt	Q31	Q63	ac	Audio	Fractional multiplication of two Q31 frac- tional values to produce a Q63 fractional prod- uct. If both multiplicands are -1.0 the product is saturated to the maximum positive Q63 frac- tional value. The product is then subtracted from accumulator <i>ac</i> . If the addition results in overflow or underflow, the accumulator is sat- urated to the maximum positive or minimum negative value.
MAQ_S.W.PHL ac,rs,rt MAQ_S.W.PHR ac,rs,rt	Q15	Q32.31	ac	SoftM	Fractional multiply-accumulate. The product of two Q15 fractional values is sign extended to the width of the accumulator and added to accumulator <i>ac</i> . The intermediate product is saturated to the maximum positive Q31 frac- tional value if both multiplicands are equal to -1.0.
MAQ_SA.W.PHL ac,rs,rt MAQ_SA.W.PHR ac,rs,rt	Q15	Q31	ac	speech	Fractional multiply-accumulate with satura- tion after accumulation. The product of two Q15 fractional values is sign extended to the width of the accumulator and added to accu- mulator <i>ac</i> . The intermediate product is satu- rated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0. If the accumulation results in overflow or underflow, the accumulator value is saturated to the maximum positive or minimum negative Q31 fractional value.
MUL.PH rd,rs,rt MUL_S.PH rd,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Pair Signed Halfword	GPR	speech	Element-wise multiplication of two vectors of signed integer halfwords, writing the 16 least-significant bits of each 32-bit product to the corresponding element of the destination register. Optional saturation clamps each 16-bit result to the maximum positive or mini- mum negative value if the product cannot be accurately represented in 16 bits.

Table 4.3 List of instructions in the MIPS32® DSP ASE in the Multiply	/ sub-class	(Continued)
---	-------------	-------------

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
MULQ_S.PH rd,rs,rt MIPSDSP-R2 Only	Pair Q15	Pair Q15	GPR	speech	Element-wise multiplication of two vectors of Q15 fractional halfwords, writing the 16 most-significant bits of each Q31-format product to the corresponding element of the destination register. Each result is saturated to the maximum positive Q15 value if both multiplicands were equal to -1.0 (0x8000 hexadecimal).
MULQ_S.W rd,rs,rt MIPSDSP-R2 Only	Q31	Q31	GPR	speech	Fractional multiplication of two Q31 format words to create a Q63 format result that is truncated by discarding the 32 least-significant bits before being written to the destination reg- ister. The result is saturated to the maximum positive Q31 value if both multiplicands were equal to -1.0 (0x80000000 hexadecimal).
MULQ_RS.W rd,rs,rt MIPSDSP-R2 Only	Q31	Q31	GPR	speech	Multiplication of two Q31 fractional words to create a Q63-format intermediate product that is rounded up by adding a 1 at bit position 31. The 32 most-significant bits of the rounded result are then written to the destination regis- ter. If both multiplicands were equal to -1.0 (0x80000000 hexadecimal), rounding is not performed and the result is clamped to the maximum positive Q31 value before being written to the destination.
MULSA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Double- word	ac	speech	Element-wise multiplication of two vectors of signed integer halfwords to create two 32-bit word intermediate results. The right intermedi- ate result is subtracted from the left intermedi- ate result, and the resulting sum is accumulated into the specified accumulator.
MADD, MADDU, MSUB, MSUBU, MULT, MULTU	Word	Double- Word	ac	Misc	Allows these instructions to target accumula- tors ac1, ac2, and ac3 (in addition to the origi- nal ac0 destination).

Table 4.4 List of instructions in the MIPS32® DSP ASE in the Bit/ Manipulation sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
BITREV rd,rt	Unsigned Word	Unsigned Word	GPR	Audio/ FFT	Reverse the order of the 16 least-significant bits of register <i>rt</i> , writing the result to register <i>rd</i> . The 16 most-significant bits are set to zero.

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
INSV rt,rs	Unsigned Word	Unsigned Word	GPR	Misc	Like the Release 2 INS instruction, except that the 5 bits for <i>pos</i> and <i>size</i> values are obtained from the <i>DSPControl</i> register. <i>size</i> = scount[14:10], and <i>pos</i> = pos[20:16].
REPL.QB rd,imm REPLV.QB rd,rt	Byte	Quad Byte	GPR	Video / Misc	Replicate a signed byte value into the four byte elements of register <i>rd</i> . The byte value is given by the 8 least-significant bits of the specified 10-bit immediate constant or by the 8 least-significant bits of register <i>rt</i> .
REPL.PH rd,imm REPLV.PH rd,rt	Signed halfword	Pair Signed halfword	GPR	Misc	Replicate a signed halfword value into the two halfword elements of register <i>rd</i> . The halfword value is given by the 16 least-significant bits of register <i>rt</i> , or by the value of the 10-bit imme- diate constant, sign-extended to 16 bits.

Table 4.4 List of instructions in the MIPS32® DSP ASE in the Bit/ Manipulation sub-class

Table 4.5 List of instructions in the MIPS32® DSP ASE in the Compare-Pick sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
CMPU.EQ.QB rs,rt CMPU.LT.QB rs,rt CMPU.LE.QB rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	DSPControl	Video	Element-wise unsigned comparison of the four unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the four right-most bits in the <i>ccond</i> field of the <i>DSPControl</i> register.
CMPGDU.EQ.QB rd,rs,rt CMPGDU.LT.QB rd,rs,rt CMPGDU.LE.QB rd,rs,rt MIPSDSP-R2 Only	Quad Unsigned Byte	Quad Unsigned Byte	GPR DSPControl	Video	Element-wise unsigned comparison of the four right-most unsigned byte elements of <i>r</i> S and <i>rt</i> , recording the boolean comparison results to the four least-significant bits of register <i>rd</i> and to the four right-most bits in the <i>ccond</i> field of the <i>DSPControl</i> register.
CMPGU.EQ.QB rd,rs,rt CMPGU.LT.QB rd,rs,rt CMPGU.LE.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise unsigned comparison of the four right-most unsigned byte elements of <i>r</i> s and <i>rt</i> , recording the boolean comparison results to the four least-significant bits of register <i>rd</i> .
CMP.EQ.PH rs,rt CMP.LT.PH rs,rt CMP.LE.PH rs,rtPair Signed halfwordPair Signed halfword		DSPControl	Misc	Element-wise signed comparison of the two halfword elements of <i>r</i> S and <i>rt</i> , recording the boolean comparison results to the two right-most bits in the <i>ccond</i> field of the <i>DSPControl</i> register.	

Table 4.5 List of instructions in the MIPS32® DSF	PASE in the Compare-Pick sub-class
---	------------------------------------

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
PICK.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise selection of unsigned bytes from the four bytes of registers <i>r</i> S and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the four right-most bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the byte value is copied from register <i>rS</i> , otherwise it is copied from <i>rt</i> .
PICK.PH rd,rs,rt	Pair Signed halfword	Pair Signed halfword	GPR	Misc	Element-wise selection of signed halfwords from the two halfwords in registers <i>rs</i> and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the two right-most bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the halfword value is copied from register <i>rs</i> , otherwise it is copied from <i>rt</i> .
APPEND rt,rs,sa MIPSDSP-R2 Only	Two Words	Word	GPR	Misc	Shifts the 32-bit word in register <i>rt</i> left by <i>sa</i> bits, inserting the <i>sa</i> least-significant bits from register <i>rs</i> into the bit positions emptied by the shift. The 32-bit result is then written to register <i>rt</i> .
PREPEND rt,rs,sa MIPSDSP-R2 Only	Two Words	Word	GPR	Misc	Shifts the 32-bit word in register <i>rt</i> right by <i>sa</i> bits, inserting the <i>sa</i> least-significant bits from register <i>rs</i> into the bit positions emptied by the shift. The 32-bit result is then written to register <i>rt</i> .
BALIGN rt,rs,bp MIPSDSP-R2 Only	Two Words	Word	GPR	Misc	Packs <i>bp</i> bytes from register <i>rt</i> and (4- <i>bp</i>) bytes from register <i>rs</i> into a 32-bit word and writes it to register <i>rt</i> .
PACKRL.PH rd,rs,rt	Pair Signed Halfwords	Pair Signed Halfword	GPR	Misc	Pack two halfwords taken from registers <i>r</i> S and <i>rt</i> into destination register <i>rd</i> .

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
EXTR.W rt,ac,shift EXTR_R.W rt,ac,shift EXTR_RS.W rt,ac,shift	Q63	Q31	GPR	Misc	Extract a Q31 fractional value from the 32 least-significant bits of 64-bit accumulator <i>ac</i> . The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being written to register <i>rt</i> . The <i>shift</i> argument value ranges from 0 to 31. The optional rounding step adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow.
EXTR_S.H rt,ac,shift	Q63	Q15	GPR	Misc	Extract a Q15 fractional value from the 16 least-significant bits of 64-bit accumulator <i>ac</i> . The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value is saturated before being written to register <i>rt</i> . The <i>shift</i> argument value ranges from 0 to 31. The saturation clamps the extracted value to the maximum positive or minimum negative Q15 value if the shifted accumulator value cannot be represented accurately as a Q15 for- mat value.
EXTRV_S.H rt,ac,rs	Q63	Q15	GPR	Misc	Extract a Q15 fractional value from the 16 least-significant bits of 64-bit accumulator <i>ac</i> . The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value is saturated before being written to register <i>rt</i> . The <i>shift</i> argument ranges from 0 to 31 and is given by the five least-significant bits of regis- ter <i>rS</i> . The saturation clamps the extracted value to the maximum positive or minimum negative Q15 value if the shifted accumulator value cannot be represented accurately as a Q15 format value.

Table 4.6 List of instructions in the MIPS32® DSP ASE in the Accumulator and DSPControl Access sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
EXTRV.W rt,ac,rs EXTRV_R.W rt,ac,rs EXTRV_RS.W rt,ac,rs	Q63	Q31	GPR	Misc	Extract a Q31 fractional value from the 32 least-significant bits of 64-bit accumulator <i>ac</i> . The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being written to register <i>rt</i> . The <i>shift</i> argument value is provided by the five least-significant bits of <i>r</i> S and ranges from 0 to 31. The optional rounding step adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow.
EXTP rt,ac,size EXTPV rt,ac,rs EXTPDP rt,ac,size EXTPDPV rt,ac,rs	Unsigned DWord	Unsigned Word	GPR / DSPControl	Audio/ Video	Extract a set of <i>size</i> +1 contiguous bits from accumulator <i>ac</i> , right-justifying and sign-extending the result to 32 bits before writing the result to register <i>rt</i> . The position of the left-most bit to extract is given by the value of the <i>pos</i> field in the <i>DSPControl</i> register (see Appendix A for details). The number of bits (less one) to extract is provided either by the <i>size</i> immedi- ate operand or by the five least-significant bits of <i>rs</i> . The EXTPDP and EXTPDPV instructions also decrement the <i>pos</i> field by <i>size</i> +1 to facil- itate sequential bit field extraction operations.
SHILO ac,shift Unsigned Unsigned ac Misc Shift accur fied number SHILOV ac,rs DWord DWord ac Misc Shift accur fied number and shift or register 7S. a right shift a right shift a right shift		Shift accumulator <i>ac</i> left or right by the speci- fied number of bits, writing the shifted value back to the accumulator. The signed shift argu- ment is specified either by the immediate oper- and <i>shift</i> or by the six least-significant bits of register <i>r</i> S. A negative shift argument results in a right shift of up to 32 bits, and a positive shift argument results in a left shift of up to 31 bits.			
MTHLIP rs, ac	Unsigned Word	Unsigned Word	ac / DSPControl	Audio/ Video	Copy the LO register of the specified accumu- lator to the <i>HI</i> register, copy <i>rs</i> to LO, and increment the <i>pos</i> field in <i>DSPcontrol</i> by 32.
MFHI/MFLO/MTHI/MT LO	Unsigned Word	Unsigned Word	GPR/ac	Misc	Copy an unsigned word to or from the speci- fied accumulator <i>HI</i> or <i>LO</i> register to the spec- ified GPR.

Table 4.6 List of instructions in the MIPS32® DSP ASE in the Accumulator and DSPControl Access sub-class (Continued)

Table 4.6 List of instructions in the MIPS32® DSP ASE in the Accumulator and DSPControl Access sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Writes Data GPR / ac / Type DSPControl		Арр	Description		
WRDSP rt,mask	Unsigned Word	Unsigned Word	DSPControl	Misc	Overwrite specific fields in the <i>DSPControl</i> register using the corresponding bits from the specified GPR. Bits in the <i>mask</i> argument correspond to specific fields in <i>DSPControl</i> ; a value of 1 causes the corresponding <i>DSPControl</i> field to be overwritten using the corresponding bits in <i>rt</i> , otherwise the field is unchanged.		
RDDSP rt,mask Unsigned Unsigned Word Word		Ŭ	GPR	Misc	Copy the values of specific fields in the <i>DSPControl</i> register to the specified GPR. Bits in the <i>mask</i> argument correspond to specific fields in <i>DSPControl</i> ; a value of 1 causes the corresponding <i>DSPControl</i> field to be copied to the corresponding bits in <i>rt</i> , otherwise the bits in <i>rt</i> are unchanged.		

Table 4.7 List of instructions in the MIPS32[™] DSP ASE in the Indexed-Load sub-class

Input Instruction Data Mnemonics Type		Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
LBUX rd,index(base)	BUX rd,index(base) -		gned GPR Misc		Index byte load from address base+(index). Loads the byte in the low-order bits of the des- tination register and zero-extends the result.
LHX rd,index(base)	-	Signed halfword	GPR	Misc	Index halfword load from address base+(index). Loads the halfword in the low-order bits of the register and sign-extends the result.
LWX rd, index(base)	-	Signed Word	GPR	Misc	Indexed word load from address base+(index).

Table 4.8 List of instructions in the MIPS32® DSP ASE in the Branch sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	Арр	Description
BPOSGE32 offset	-	-	-	Audio/ Video	Branch if the <i>pos</i> value is greater than or equal to integer 32.

MIPS® DSP ASE Instruction Summary

Instruction Encoding

5.1 Instruction Bit Encoding

This chapter describes the bit encoding tables used for the MIPS DSP ASE. Table 5.1 describes the meaning of the symbols used in the tables. These tables only list the instruction encoding for the MIPS DSP ASE instructions. See Volumes I and II of this multi-volume set for a full encoding of all instructions.

Figure 5-1 shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31..29 of the *opcode* field are listed in the left-most columns of the table. Bits 28..26 of the *opcode* field are listed along the topmost rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31..29) and column (bits 28..26) value. For instance, the *opcode* value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).




Figure 5-1 Sample Bit Encoding Table

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encoding if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encoding is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception (<i>SPECIAL2</i> encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
3	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
φ	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS32 ISA. Software should avoid using these operation or field codes.
•	Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction Exception.

Table 5.1 Symbols Used in the Instruction Encoding Tables

Table 5.2 MIPS32®DSP ASE Encoding of the Opcode Field

ор	code	bits 2826							
		0	1	2	3	4	5	6	7
bits	3129	000	001	010	011	100	101	110	111
0	000		REGIMM δ						
1	001								
2	010								
3	011								SPECIAL3 δθ
4	100								
5	101								
6	110								
7	111								

The instructions in the MIPS DSP ASE are encoded in the *SPECIAL3* space under the *opcode* map as shown in Table 5.2 and Table 5.3. The sub-encoding for individual instructions defined by the MIPS DSP ASE are shown in the following tables in this chapter.

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000								
1	001			LXδ	*	INSV	β	*	*
2	010	ADDU.QB δ	CMPU.EQ.QB δ	ABSQ_S.PH δ	SHLL.QB δ	β	β	β	β
3	011	ADDUH.QB δ	*	*	*	*	*	*	*
4	100		*	*	*		*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	DPAQ.W.PH δ	APPEND δ	*	*	β	*	*	*
7	111	EXTR.Wδ	*	*		β	*	*	*

Table 5.3 MIPS32® SPECIAL3¹ Encoding of Function Field for DSP ASE Instructions²

1. Release 2 of the Architecture added the *SPECIAL3* opcode. Implementations of Release 1 of the Architecture signaled a Reserved Instruction Exception for this opcode and all function field values shown above.

2. The empty slots in this table are used by Release 2 instructions not shown here, refer to Volume II of this multi-volume specification for these instructions.

Table 5.4 MIPS32® REGIMM Encoding of rt Field

r	t	bits 1816							
		0	1	2	3	4	5	6	7
bits 2	2019	000	001	010	011	100	101	110	111
0	00					*	*	*	*
1	01						*		*
2	10					*	*	*	*
3	11	*	*	*	*	BPOSGE32	β	*	

Each MIPS DSP ASE instruction sub-class in *SPECIAL3* that needs further decoding, is done via the *op* field as shown in Figure 5-2.

Figure 5-2 SPECIAL3 Encoding for the ADDU.QB/CMPU.EQ.QB instruction sub-classes

31	26	25	21	20	1	6	15	11	10		6	5		0
SPECIAL3 011111		r	5		rt		rd			op			ADDU.QB 01 0000	
6		5	5		5		5			5			6	

0	р	bits 86							
		0	1	2	3	4	5	6	7
bits 109		000	001	010	011	100	101	110	111
0	00	ADDU.QB	SUBU.QB	*	*	ADDU_S.QB	SUBU_S.QB	MULEU_S.PH.Q BL	MULEU_S.PH.Q BR
1	01	ADDU.PH	SUBU.PH	ADDQ.PH	SUBQ.PH	ADDU_S.PH	SUBU_S.PH	ADDQ_S.PH	SUBQ_S.PH
2	10	ADDSC	ADDWC	MODSUB	*	RADDU.W.QB	*	ADDQ_S.W	SUBQ_S.W
3	11	*	*	*	*	MULEQ_S.W.PH L	MULEQ_S.W.PH R	MULQ_S.PH	MULQ_RS.PH

Table 5.5 MIPS32® ADDU.QB Encoding of the op Field¹

1. The op field is decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS Technologies and may or may not cause a Reserved Instruction exception.

Table 5.6 MIPS32® CMPU.EQ.QB Encoding of the op Field

C	р	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	CMPU.EQ.QB	CMPU.LT.QB	CMPU.LE.QB	PICK.QB	CMPGU.EQ.QB	CMPGU.LT.QB	CMPGU.LE.QB	*
1	01	CMP.EQ.PH	CMP.LT.PH	CMP.LE.PH	PICK.PH	PRECRQ.QB.PH	PRECR.QB.PH	PACKRL.PH	PRECRQU_S.Q B.PH
2	10	*	*	*	*	PRECRQ.PH.W	PRECRQ_RS.P H.W	*	*
3	11	CMPGDU.EQ.Q B		CMPGDU.LE.QB	*	*	*	PRECR_SRA.P H.W	PRECR_SRA_R. PH.W

Figure 5-3 SPECIAL3 Encoding for the ABSQ_S.PH instruction sub-class without immediate field

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	ABSQ_S.PH 01001	ABSQ_S.PH 01 0010
	6	5	5	5	5	6

Figure 5-4 SPECIAL3 Encoding for the ABSQ_S.PH instruction sub-class with the immediate field

31	26	25 16	15	11	10	6	5		0
SPECIAL3 011111		immediate	rd		REPL.PH 01010			ABSQ_S.PH 01 0010	
6		10	5		5			6	

C	р	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	*	ABSQ_S.QB	REPL.QB	REPLV.QB	PRECEQU.PH.Q BL	PRECEQU.PH.Q BR	PRECEQU.PH.Q BLA	PRECEQU.PH.Q BRA
1	01	*	ABSQ_S.PH	REPL.PH	REPLV.PH	PRECEQ.W.PHL	PRECEQ.W.PH R	*	*
2	10	*	ABSQ_S.W	*	*	*	*	*	*
3	11	*	*	*	BITREV	PRECEU.PH.QB L	PRECEU.PH.QB R	PRECEU.PH.QB LA	PRECEU.PH.QB RA

Table 5.7 MIPS32® ABSQ_S.PH Encoding of the op Field

Figure 5-5 SPECIAL3 Encoding for the SHLL.QB instruction sub-class

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs/sa	rt	rd	op	SLL.QB 010011
	6	5	5	5	5	6

Table 5.8 MIPS32® SHLL.QB Encoding of the op Field

op bits 8		bits 86							
		0	1	2	3	4	5	6	7
bits 109		000	001	010	011	100	101	110	111
0	00	SHLL.QB	SHRL.QB	SHLLV.QB	SHRLV.QB	SHRA.QB	SHRA_R.QB	SHRAV.QB	SHRAV_R.QB
1	01	SHLL.PH	SHRA.PH	SHLLV.PH	SHRAV.PH	SHLL_S.PH	SHRA_R.PH	SHLLV_S.PH	SHRAV_R.PH
2	10	*	*	*	*	SHLL_S.W	SHRA_R.W	SHLLV_S.W	SHRAV_R.W
3	11	*	SHRL.PH	*	SHRLV.PH	*	*	*	*

For the LX sub-class of instructions, the format to interpret the op field is similar to the instructions above, with the exception that the rs and rt fields are named to be the base and index fields respectively for the indexed load operation. The instruction format is shown in Figure 5-6.

Figure 5-6	SPECIAL3	Encoding for	r the LX ins	struction sub-cla	SS
------------	----------	--------------	--------------	-------------------	----

3	31 2	6 25	21	20 16	15 11	10 6	5	0
	SPECIAL3 011111		base	index	rd	op	LX 00 1010	
	6		5	5	5	5	6	

0	р	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	LWX	*	*	*	LHX	*	LBUX	*
1	01	β	*	*	*	*	*	*	*
2	10	*	*	*	*	*	*	*	*
3	11	*	*	*	*	*	*	*	*

Table 5.9 MIPS32® LX Encoding of the op Field

The sub-class of DPAQ.W.PH instruction targets one of the accumulators for the destination. These instructions use the lower bits of the rd field of the opcode to specify the accumulator number which can range from 0 to 3. This format is shown in Figure 5-7.

Figure 5-7 SPECIAL3 Encoding for the DPAQ.W.PH instruction sub-class

31	20	6	25 21	20	16	15	1:	3	12 11	10		6	5		0
	SPECIAL3 011111		rs	rt			0		ac		op			DPAQ.W.PH 11 0000	
	6		5	5			3		2		5			6	

Table 5.10 MIPS32® DPAQ.W.PH Encoding of the op Field

0	р	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	DPA.W.PH	DPS.W.PH	MULSA.W.PH	DPAU.H.QBL	DPAQ_S.W.PH	DPSQ_S.W.PH	MULSAQ_S.W.P H	DPAU.H.QBR
1	01	DPAX.W.PH	DPSX.W.PH	*	DPSU.H.QBL	DPAQ_SA.L.W	DPSQ_SA.L.W	*	DPSU.H.QBR
2	10	MAQ_SA.W.PHL	*	MAQ_SA.W.PHR	*	MAQ_S.W.PHL	*	MAQ_S.W.PHR	*
3	11	DPAQX_S.W.PH		DPAQX_SA.W.P H	DPSQX_SA.W.P H	*	*	*	*

The *EXTR*. *W* sub-class is an assortment that has three types of instructions:

- 1. In the first one, the destination is a GPR and this is specified by the rt field in the opcode, as shown in Figure 5-8. The source is an accumulator and this comes from the right-most 2 bits of the rd field, again, as shown in the figure. When a second source must be specified, then the rs field is used. The second value could be a 5-bit immediate or a variable from a GPR. The first and the second rows of Table 5.11 show this type of instruction.
- 2. The RDDSP and WRDSP instructions specify one immediate 6 bit mask field and a GPR that holds both the position and size values, as seen in Figure 5-9.
- 3. The MTHLIP instruction copies the LO part of the specified accumulator to the HI, the GPR contents to LO. In this case, the source rs field is used and the destination is specified by ac, which is both a source and destination, as shown in Figure 5-10. The SHILO and SHILOV instructions which shift the HI-LO pair and leave the result in the HI-LO register pair is a variant that does not use the source rs register. The shift amount can be specified as an immediate value or in the rs register as a variable value.

		0 1				<i>.</i>	
26	25 21	20 1	6 15 13	12 11	10 6	5	0
	shift/rs	rt	0	ac	EXTR_R / EXTRV_R 00100/00101	EXTR.W 111000	
	5	5	3	2	5	6	
.9 5	SPECIAL3 Enc	oding Example	for the EX	TR.W i	nstruction sub-	class type 2	
26	25 21	20 17 1	6	11	10 6	5	0
	26 •9	26 25 21 shift/rs 5 9 SPECIAL3 Ence	26 25 21 20 1 shift/rs rt 5 5 9 SPECIAL3 Encoding Example	26 25 21 20 16 15 13 shift/rs rt 0 5 5 3 9 SPECIAL3 Encoding Example for the EX	26 25 21 20 16 15 13 12 11 shift/rs rt 0 ac 5 5 3 2 9 SPECIAL3 Encoding Example for the EXTR.W i	26 25 21 20 16 15 13 12 11 10 6 shift/rs rt 0 ac EXTR_R / EXTRV_R 00100/00101 5 5 3 2 5 9 SPECIAL3 Encoding Example for the EXTR.W instruction sub-	shift/rsrt0acEXTR_R / EXTRV_R 00100/00101EXTR.W 1110005532569 SPECIAL3 Encoding Example for the EXTR.W instruction sub-class type 2

	i igure 5-5	0						1130	luction Sub	cia		
31	2	26	25 21	20	17	16	11	10	6	5		0
	SPECIAL3								WRDSP		EXTR W	

SPECIAL3 011111	rs	0	mask	WRDSP 10011	EXTR.W 111000	
6	5	4	6	5	6	

Figure 5-8 SPECIAL3 Encoding Example for the EXTR.W instruction sub-class type 1

Figure 5-10 SPECIAL3 Encoding Example for the EXTR.W instruction sub-class type 3

31		26	25	21	20	16	15	5	13	12	11	10	6	5		0
	SPECIAL3 011111			0/rs/shift		0		0		a	с	SH	MTHLIP/ HILOV/SHILO 11xxx		EXTR.W 111000	
	6			5		5		3		2	2		5		6	

Table 5.11 MIPS32® EXTR.W Encoding of the op Field

0	р	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	EXTR.W	EXTRV.W	EXTP	EXTPV	EXTR_R.W	EXTRV_R.W	EXTR_RS.W	EXTRV_RS.W
1	01	*	*	EXTPDP	EXTPDPV	*	*	EXTR_S.H	EXTRV_S.H
2	10	*	*	RDDSP	WRDSP	*	*	*	*
3	11	*	*	SHILO	SHILOV	*	*	*	MTHLIP

Finally, the opcode change for the MFHI and MTLO instructions requires the specification of the accumulator number. For the MTHI and MTLO instructions, the change will use bits 11 and 12 of the opcode to specify the accumulator, where the value of 0 provides backwards compatibility and refers to the original Hi-Lo pair. For the MFHI and MFLO instructions, the change will use bits 21 and 22 to encode the accumulator, and zero is the original pair as before.

Figure 5.11 SPECIAL3 Encoding for the ADDUH.QB instruction sub-classes

31	26	25	21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs		rt	rd	op	ADDUH.QB 011000
	6	5		5	5	5	6

0	р	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	ADDUH.QB	SUBUH.QB	ADDUH_R.QB	SUBUH_R.QB	*	*	*	*
1	01	ADDQH.PH	SUBQH.PH	ADDQH_R.PH	SUBQH_R.PH	MUL.PH	*	MUL_S.PH	*
2	10	ADDQH.W	SUBQH.W	ADDQH_R.W	SUBQH_R.W	*	*	MULQ_S.W	MULQ_RS.W
3	11	*	*	*	*	*	*	*	*

Table 5.12 MIPS32® ADDUH.QB Encoding of the op Field¹

1. The op field is decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS Technologies and may or may not cause a Reserved Instruction exception.

Figure 5.12 SPECIAL3 Encoding for the APPEND instruction sub-class

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	sa/bp	op	APPEND 110001
	6	5	5	5/2	5	6

Table 5.13 MIPS32® APPEND Encoding of the op Field

0	p	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	APPEND	PREPEND	*	*	*	*	*	*
1	01	*	*	*	*	*	*	*	*
2	10	BALIGN	*	*	*	*	*	*	*
3	11	*	*	*	*	*	*	*	*

The MIPS® DSP ASE Instruction Set

6.1 Compliance and Subsetting

There are no instruction subsets allowed for the MIPS DSP ASE and MIPS DSP ASE Rev 2—all instructions must be implemented with all data format types as shown. Instructions are listed in alphabetical order, with a secondary sort on data type format from narrowest to widest, i.e., quad byte, paired halfword, and word.

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	ABSQ_S.QB 00001	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: ABSQ_S.QB rd, rt

Purpose: Find Absolute Value of Four Fractional Byte Values

Find the absolute value of four fractional byte vector elements with saturation.

```
Description: rd \leftarrow sat8(abs(rt_{31..24})) || sat8(abs(rt_{23..16})) || sat8(abs(rt_{15..8})) || sat8(abs(rt_{7..0}))
```

For each value in the four Q7 fractional byte elements in register *rt*, the absolute value is found and written to the corresponding byte in register *rd*. If either input value is the minimum Q7 value (-1.0 in decimal, 0x80 in hexadecimal), the corresponding result is saturated to 0x7F.

This instruction sets bit 20 in ouflag field of the DSPControl register if any input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD_{7..0} \leftarrow abs8(GPR[rt]_{31..24})
tempC<sub>7 0</sub> \leftarrow abs8( GPR[rt]<sub>23 16</sub> )
tempB_{7,..0} \leftarrow abs8(GPR[rt]_{15,..8})
tempA_{7..0} \leftarrow abs8(GPR[rt]_{7..0})
GPR[rd]_{31..0} \leftarrow tempD_{7..0} || tempC_{7..0} || tempB_{7..0} || tempA_{7..0}
function abs8(a_{7..0})
     if (a_{7 0} = 0x80) then
          \text{DSPControl}_{\text{ouflag:20}} \leftarrow 1
          temp_{7..0} \leftarrow 0x7F
     else
          if (a_7 = 1) then
               temp_{7..0} \leftarrow -a_{7..0}
          else
               \texttt{temp}_{7..0} \leftarrow \texttt{a}_{7..0}
          endif
     endif
     return temp_{7..0}
endfunction abs8
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

MIPSDSP

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	ABSQ_S.PH 01001	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: ABSQ_S.PH rd, rt

Purpose: Find Absolute Value of Two Fractional Halfwords

Find the absolute value of each of a pair of Q15 fractional halfword values with 16-bit saturation.

Description: $rd \leftarrow sat16(abs(rt_{31..16})) || sat16(abs(rt_{15..0}))$

For each value in the pair of Q15 fractional halfword values in register *rt*, the absolute value is found and written to the corresponding Q15 halfword in register *rd*. If either input value is the minimum Q15 value (-1.0 in decimal, 0x8000 in hexadecimal), the corresponding result is saturated to 0x7FFF.

This instruction sets bit 20 in the DSPControl register in the outflag field if either input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB_{15..0} \leftarrow satAbs16(GPR[rt]_{31..16})
tempA_{15..0} \leftarrow satAbs16(GPR[rt]_{15..0})
GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
function satAbs16( a_{15..0} )
     if ( a_{15..0} = 0 \times 8000 ) then
          \text{DSPControl}_{\text{ouflag:20}} \leftarrow 1
          temp_{15..0} \leftarrow 0x7FFF
     else
          if (a_{15} = 1) then
                \texttt{temp}_{15..0} \leftarrow \texttt{-a}_{15..0}
          else
                \texttt{temp}_{15..0} \leftarrow \texttt{a}_{15..0}
          endif
     endif
     return temp<sub>15..0</sub>
endfunction satAbs16
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	ABSQ_S.W 10001	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: ABSQ_S.W rd, rt

Purpose: Find Absolute Value of Fractional Word

Find the absolute value of a fractional Q31 value with 32-bit saturation.

Description: $rd \leftarrow sat32(abs(rt_{31..0}))$

The absolute value of the Q31 fractional value in register *rt* is found and written to destination register *rd*. If the input value is the minimum Q31 value (-1.0 in decimal, 0x80000000 in hexadecimal), the result is saturated to 0x7FFFFFFF before being sign-extended and written to register *rd*.

This instruction sets bit 20 in the DSPControl register in the outflag field if the input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mbox{temp}_{31..0} \leftarrow \mbox{satAbs32( GPR[rt]_{31..0} )} \\ \mbox{GPR[rd]_{31..0}} \leftarrow \mbox{temp}_{31..0} \\ \mbox{function satAbs32( a_{31..0} )} \\ \mbox{if ( } a_{31..0} = 0.x80000000 ) \mbox{ then } \\ \mbox{DSPControl}_{ouflag:20} \leftarrow 1 \\ \mbox{temp}_{31..0} \leftarrow 0.x7FFFFFF \\ \mbox{else} \\ \mbox{if ( } a_{31} = 1 ) \mbox{ then } \\ \mbox{temp}_{31..0} \leftarrow -a_{31..0} \\ \mbox{endif} \\ \mbox{endif} \\ \mbox{return temp}_{31..0} \\ \mbox{endfunction satAbs32} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	2	6 25	21	20 1	6 15	11	10 6	5	0
	SPECIAL3 011111	r	S	rt	rd		ADDQ[_S].PH 01x10	ADDU.QB 010000	
	6		5	5	5		5	6	
)[_S].PH).PH 1)_S.PH 1	rd, rs,						MIPSDSP MIPSDSP

Purpose: Add Fractional Halfword Vectors

Element-wise addition of two vectors of Q15 fractional values to produce a vector of Q15 fractional results, with optional saturation.

```
Description: rd \leftarrow sat16(rs_{31..16} + rt_{31..16}) || sat16(rs_{15..0} + rt_{15..0})
```

Each of the two fractional halfword elements in register *rt* are added to the corresponding fractional halfword elements in register *rs*.

For the non-saturating version of the instruction, the result of each addition is written into the corresponding element in register *rd*. If the addition results in overflow or underflow, the result modulo 2 is written to the corresponding element in register *rd*.

For the saturating version of the instruction, signed saturating arithmetic is performed, where an overflow is clamped to the largest representable value (0x7FFF hexadecimal) and an underflow to the smallest representable value (0x8000 hexadecimal) before being written to the destination register *rd*.

For each instruction, if either of the individual additions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register in the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDQ.PH:
     tempB_{15..0} \leftarrow add16(GPR[rs]_{31..16}, GPR[rt]_{31..16})
     tempA_{15..0} \leftarrow add16(GPR[rs]_{15..0}, GPR[rt]_{15..0})
     GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
ADDQ_S.PH:
     \texttt{tempB}_{15..0} \leftarrow \texttt{satAdd16( GPR[rs]_{31..16}, GPR[rt]_{31..16})}
     tempA_{15..0} \leftarrow satAdd16(GPR[rs]_{15..0}, GPR[rt]_{15..0})
     GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
function add16( a_{15\ldots0},\ b_{15\ldots0} )
     \texttt{temp}_{16\ldots0} \leftarrow \texttt{(a_{15} || a_{15\ldots0}) + (b_{15} || b_{15\ldots0})}
     if ( \texttt{temp}_{16} \neq \texttt{temp}_{15} ) then
          DSPControl_{ouflag:20} \leftarrow 1
     endif
     return temp<sub>15..0</sub>
endfunction add16
function satAdd16( a_{15\ldots0},\ b_{15\ldots0} )
     temp_{16..0} \leftarrow (a_{15} || a_{15..0}) + (b_{15} || b_{15..0})
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

```
if ( temp<sub>16</sub> \neq temp<sub>15</sub> ) then

if ( temp<sub>16</sub> = 0 ) then

temp<sub>15..0</sub> \leftarrow 0x7FFF

else

temp<sub>15..0</sub> \leftarrow 0x8000

endif

DSPControl<sub>ouflag:20</sub> \leftarrow 1

endif

return temp<sub>15..0</sub>

endfunction satAdd16
```

Exceptions:

MIPSDSP

31	26	25 21	20 16	15 11	10 6	5 0)
	SPECIAL3 011111	rs	rt	rd	ADDQ_S.W 10110	ADDU.QB 010000	
	6	5	5	5	5	6	

Format: ADDQ_S.W rd, rs, rt

Purpose: Add Fractional Words

Addition of two Q31 fractional values to produce a Q31 fractional result, with saturation.

Description: $rd \leftarrow sat32(rs_{31..0} + rt_{31..0})$

The Q31 fractional word in register *rt* is added to the corresponding fractional word in register *rs*. The result is then written to the destination register *rd*.

Signed saturating arithmetic is used, where an overflow is clamped to the largest representable value (0x7FFFFFF hexadecimal) and an underflow to the smallest representable value (0x80000000 hexadecimal) before being sign-extended and written to the destination register *rd*.

If the addition results in underflow, overflow, or saturation, a 1 is written to bit 20 in the DSPControl register within the outflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mbox{temp}_{31..0} \leftarrow \mbox{satAdd32( GPR[rs]_{31..0} , GPR[rt]_{31..0} )} \\ \mbox{GPR[rd]_{31..0} \leftarrow \mbox{temp}_{31..0} \\ \mbox{function satAdd32( a_{31..0}, b_{31..0} )} \\ \mbox{temp}_{32..0} \leftarrow (a_{31} \mid a_{31..0}) + (b_{31} \mid b_{31..0} ) \\ \mbox{if (temp}_{32} \neq \mbox{temp}_{31} ) \mbox{then} \\ \mbox{if (temp}_{32} = 0 ) \mbox{then} \\ \mbox{temp}_{31..0} \leftarrow \mbox{0x7FFFFFF} \\ \mbox{else} \\ \mbox{temp}_{31..0} \leftarrow \mbox{0x8000000} \\ \mbox{endif} \\ \mbox{DSPControl}_{ouflag:20} \leftarrow 1 \\ \mbox{endif} \\ \mbox{return temp}_{31..0} \\ \mbox{endfunction satAdd32} \end{array}
```

Exceptions:

31		26	25	21	20	16	15	11	10 6	5	0
	SPECIAL 011111	3	rs		rt		rd		ADDQH[_R].PH 010x0	ADDUH.QB 011000	
	6		5		5		5		5	6	
		ADDQH			rs, rt rs, rt						SDSP-R2 SDSP-R2

Purpose: Add Fractional Halfword Vectors And Shift Right to Halve Results

Element-wise fractional addition of halfword vectors, with a right shift by one bit to halve each result, with optional rounding.

```
Description: rd \leftarrow round((rs_{31,.16} + rt_{31,.16}) >> 1) || round((rs_{15,.0} + rt_{15,.0}) >> 1)
```

Each element from the two halfword values in register *rs* is added to the corresponding halfword element in register *rt* to create an interim 17-bit result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding halfword element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result; the interim result is then right-shifted by one bit and written to the destination register.

This instruction does not modify the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDQH.PH
    tempB_{15..0} \leftarrow rightShift1AddQ16(GPR[rs]_{31..16}, GPR[rt]_{31..16})
    tempA_{15..0} \leftarrow rightShift1AddQ16(GPR[rs]_{15..0}, GPR[rt]_{15..0})
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid tempA_{15..0}
ADDQH_R.PH
    tempB<sub>15..0</sub> ← roundRightShift1AddQ16( GPR[rs]<sub>31..16</sub> , GPR[rt]<sub>31..16</sub> )
    tempA_{15,..0} \leftarrow roundRightShift1AddQ16(GPR[rs]_{15,..0}, GPR[rt]_{15,..0})
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} || tempA_{15..0}
function rightShift1AddQ16( a_{15\ldots0} , b_{15\ldots0} )
    temp_{16..0} \leftarrow ((a_{15} || a_{15..0}) + (b_{15} || b_{15..0}))
    return temp_{16..1}
endfunction rightShift1AddQ16
function roundRightShift1AddQ16( a_{15\ldots0} , b_{15\ldots0} )
    \texttt{temp}_{16..0} \leftarrow ((a_{15} || a_{15..0}) + (b_{15} || b_{15..0}))
    \texttt{temp}_{16..0} \leftarrow \texttt{temp}_{16..0} + 1
    return temp<sub>16..1</sub>
endfunction roundRightShift1AddQ16
```

Exceptions:

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

3	31	26	25	21	20	16	15	11	10 6	5	0
	SPECIAL 011111	.3	rs		rt		rd		ADDQH[_R].W 100x0	ADDUH.QB 011000	
	6		5		5		5		5	6	
		ADDQH ADDQH ADDQH	.W	rd, r rd, r							PSDSP-R2 PSDSP-R2

Purpose: Add Fractional Words And Shift Right to Halve Results

Fractional addition of word vectors, with a right shift by one bit to halve the result, with optional rounding.

Description: $rd \leftarrow round((rs_{31..0} + rt_{31..0}) >> 1)$

The word in register rs is added to the word in register rt to create an interim 33-bit result.

In the non-rounding instruction variant, the interim result is then shifted right by one bit before being written to the destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of the interim result; the interim result is then right-shifted by one bit and written to the destination register.

This instruction does not modify the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	6 25	21	20	16	15		11	10	6	5	5	0
	SPECIAL3 011111		rs	rt			rd			ADDSC 10000		ADDU.QB 010000	
	6		5	5			5			5		6	

Format: ADDSC rd, rs, rt

Purpose: Add Signed Word and Set Carry Bit

Add two signed 32-bit values and set the carry bit in the DSPControl register if the addition generates a carry-out bit.

Description: DSPControl[c],rd ← rs + rt

The 32-bit signed value in register *rt* is added to the 32-bit signed value in register *rs*. The result is then written into register *rd*. The carry bit result out of the addition operation is written to bit 13 (the c field) of the *DSPControl* register.

This instruction does not modify the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
\begin{split} & \texttt{temp}_{32..0} \leftarrow (0 \mid | \texttt{GPR[rs]}_{31..0}) + (0 \mid | \texttt{GPR[rt]}_{31..0}) \\ & \texttt{DSPControl}_{c:13} \leftarrow \texttt{temp}_{32} \\ & \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{31..0} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

Note that this is really two's complement (modulo) arithmetic on the two integer values, where the overflow is preserved in architectural state. The ADDWC instruction can be used to do an add using this carry bit. These instructions are provided in the MIPS32 ISA to support 64-bit addition and subtraction using two pairs of 32-bit GPRs to hold each 64-bit value. In the MIPS64 ISA, 64-bit addition and subtraction can be performed directly, without requiring the use of these instructions.

MIPSDSP

31	26	25 21	20 16	15 11	10 6	5 0	
SPECI 0111		rs	rt	rd	ADDU[_S].QB 00x00	ADDU.QB 010000	
6		5	5	5	5	6	_
Format		_S].QB QB rd, rs, S.QB rd, rs,					PSDSP PSDSP

Purpose: Unsigned Add Quad Byte Vectors

Element-wise addition of two vectors of unsigned byte values to produce a vector of unsigned byte results, with optional saturation.

```
Description: rd \leftarrow sat8(rs_{31..24} + rt_{31..24}) || sat8(rs_{23..16} + rt_{23..16}) || sat8(rs_{15..8} + rt_{15..8}) || sat8(rs_{7..0} + rt_{7..0})
```

The four byte elements in register *rt* are added to the corresponding byte elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 256 is written into the corresponding element in register *rd*.

For the saturating version of the instruction, the addition is performed using unsigned saturating arithmetic. Results that overflow are clamped to the largest representable value (255 decimal, 0xFF hexadecimal) before being written to the destination register *rd*.

For either instruction, if any of the individual additions result in overflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDU.QB:
     tempD<sub>7..0</sub> \leftarrow addU8( GPR[rs]<sub>31..24</sub> , GPR[rt]<sub>31..24</sub> )
     tempC_{7..0} \leftarrow addU8(GPR[rs]_{23..16}, GPR[rt]_{23..16})
     \texttt{tempB}_{7..0} \leftarrow \texttt{addU8( GPR[rs]}_{15..8}, \texttt{GPR[rt]}_{15..8})
     tempA_{7..0} \leftarrow addU8(GPR[rs]_{7..0}, GPR[rt]_{7..0})
     GPR[rd]_{31..0} \leftarrow tempD_{7..0} \mid \mid tempC_{7..0} \mid \mid tempB_{7..0} \mid \mid tempA_{7..0}
ADDU_S.QB:
     \texttt{tempD}_{7..0} \leftarrow \texttt{satAddU8(GPR[rs]_{31..24}, GPR[rt]_{31..24})}
     tempC_{7..0} \leftarrow satAddU8(GPR[rs]_{23..16}, GPR[rt]_{23..16})
     tempB_{7..0} \leftarrow satAddU8(GPR[rs]_{15..8}, GPR[rt]_{15..8})
     \texttt{tempA}_{7..0} \leftarrow \texttt{satAddU8( GPR[rs]}_{7..0} , \texttt{GPR[rt]}_{7..0} )
     GPR[rd]_{31..0} \leftarrow tempD_{7..0} || tempC_{7..0} || tempB_{7..0} || tempA_{7..0}
function addU8( a_{7..0}, b_{7..0} )
     \texttt{temp}_{8..0} \leftarrow (0 \mid \mid a_{7..0}) + (0 \mid \mid b_{7..0})
     if (temp_8 = 1) then
          DSPControl_{ouflag:20} \leftarrow 1
     endif
     return temp7..0
endfunction addU8
```

```
 \begin{array}{l} \text{function satAddU8( } a_{7..0}, b_{7..0} ) \\ \text{temp}_{8..0} \leftarrow ( 0 \mid \mid a_{7..0} ) + ( 0 \mid \mid b_{7..0} ) \\ \text{if ( temp}_8 = 1 ) \text{ then} \\ \text{temp}_{7..0} \leftarrow 0 \text{xFF} \\ \text{DSPControl}_{ouflag:20} \leftarrow 1 \\ \text{endif} \\ \text{return temp}_{7..0} \\ \text{endfunction satAddU8} \end{array}
```

Exceptions:

31	26	25	21	20	16	15	11	10 6	5	0
SPECI 0111		rs		rt		rd		ADDU[_S].PH 01x00	ADDU.QB 010000	
6		5		5		5		5	6	
Format	ADDU [ADDU. ADDU_									PSDSP-R2 PSDSP-R2

Purpose: Unsigned Add Integer Halfwords

Add two pairs of unsigned integer halfwords, with optional saturation.

Description: $rd \leftarrow sat16(rs_{31..16} + rt_{31..16}) || sat16(rs_{15..0} + rt_{15..0})$

The two unsigned integer halfword elements in register *rt* are added to the corresponding unsigned integer halfword elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 65,536 is written into the corresponding element in register *rd*.

For the saturating version of the instruction, the addition is performed using unsigned saturating arithmetic. Results that overflow are clamped to the largest representable value (65,535 decimal, 0xFFFF hexadecimal) before being written to the destination register *rd*.

For either instruction, if any of the individual additions result in overflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDU.PH

tempB<sub>15..0</sub> \leftarrow addU16( GPR[rs]<sub>31..16</sub> , GPR[rt]<sub>31..16</sub> )

tempA<sub>15..0</sub> \leftarrow addU16( GPR[rs]<sub>15..0</sub> , GPR[rt]<sub>15..0</sub> )

GPR[rd]<sub>31..0</sub> \leftarrow tempB<sub>15..0</sub> || tempA<sub>15..0</sub>

ADDU_S.PH

tempA<sub>15..0</sub> \leftarrow satAddU16( GPR[rs]<sub>31..16</sub> , GPR[rt]<sub>31..16</sub> )

tempA<sub>15..0</sub> \leftarrow satAddU16( GPR[rs]<sub>15..0</sub> , GPR[rt]<sub>15..0</sub> )

GPR[rd]<sub>31..0</sub> \leftarrow tempB<sub>15..0</sub> || tempA<sub>15..0</sub>
```

Exceptions:

	31	26	25	21	20	16	15	11	10 6	5	0
	SPECIAI 011111		rs		rt		rd		ADDUH[_R] 000x0	ADDUH.QB 011000	
_	6		5		5		5		5	6	
	Format:	ADDUH			rs, rt rs, rt						SDSP-R2 SDSP-R2

Purpose: Unsigned Add Vector Quad-Bytes And Right Shift to Halve Results

Element-wise unsigned addition of unsigned byte vectors, with right shift by one bit to halve each result, with optional rounding.

```
Description. rd \leftarrow round((rs_{31..24} + rt_{31..24}) >>1) || round((rs_{23..16} + rt_{23..16}) >>1) || round((rs_{15..8} + rt_{15..8}) >>1) || round((rs_{7..0} + rt_{7..0}) >>1)
```

Each element from the four unsigned byte values in register *rs* is added to the corresponding unsigned byte element in register *rt* to create an unsigned interim result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding unsigned byte element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result before being right-shifted by one bit and written to the destination register.

This instruction does not modify the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDUH.QB
    \texttt{tempD}_{7..0} \leftarrow \texttt{rightShift1AddU8(GPR[rs]_{31..24}, GPR[rt]_{31..24})}
    \texttt{tempC}_{7..0} \leftarrow \texttt{rightShift1AddU8(GPR[rs]_{23..16}, GPR[rt]_{23..16})}
    \texttt{tempB}_{7..0} \leftarrow \texttt{rightShift1AddU8(GPR[rs]_{15..8}, GPR[rt]_{15..8})}
    \texttt{tempA}_{7..0} \leftarrow \texttt{rightShift1AddU8(GPR[rs]_{7..0}, GPR[rt]_{7..0})}
    GPR[rd]_{31..0} \leftarrow tempD_{7..0} \mid tempC_{7..0} \mid tempB_{7..0} \mid tempA_{7..0}
ADDUH_R.QB
     tempD_{7..0} \leftarrow roundRightShift1AddU8(GPR[rs]_{31..24}, GPR[rt]_{31..24})
     tempC_{7..0} \leftarrow roundRightShift1AddU8(GPR[rs]_{23..16}, GPR[rt]_{23..16})
    \texttt{tempB}_{7..0} \leftarrow \texttt{roundRightShift1AddU8(GPR[rs]_{15..8}, GPR[rt]_{15..8})}
     tempA_{7..0} \leftarrow roundRightShift1AddU8(GPR[rs]_{7..0}, GPR[rt]_{7..0})
    GPR[rd]_{31..0} \leftarrow tempD_{7..0} || tempC_{7..0} || tempB_{7..0} || tempA_{7..0}
function rightShift1AddU8( a_{7..0} , b_{7..0} )
     temp_{8..0} \leftarrow ((0 || a_{7..0}) + (0 || b_{7..0}))
    return temp<sub>8..1</sub>
endfunction rightShift1AddU8
function roundRightShift1AddU8( a7 0, b7 0)
    \texttt{temp}_{8..0} \leftarrow (( 0 || a_{7..0} ) + ( 0 || b_{7..0} ))
    \texttt{temp}_{8..0} \leftarrow \texttt{temp}_{8..0} + 1
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

return temp_{8..1} endfunction roundRightShift1AddU8

Exceptions:

31	26	25 21	20 16	15 11	10 6	5	0
	SPECIAL3 011111	rs	rt	rd	ADDWC 10001	ADDU.QB 010000	
	6	5	5	5	5	6	

Format: ADDWC rd, rs, rt

Purpose: Add Word with Carry Bit

Add two signed 32-bit values with the carry bit in the DSPControl register.

Description: $rd \leftarrow rs + rt + DSPControl_{c:13}$

The 32-bit value in register *rt* is added to the 32-bit value in register *rs* and the carry bit in the *DSPControl* register. The result is then written to destination register *rd*.

If the addition results in either overflow or underflow, this instruction writes a 1 to bit 20 in the ouflag field of the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
\begin{array}{l} \mathsf{temp}_{32..0} \leftarrow (\ \mathsf{GPR}[\mathsf{rs}]_{31} \ \big| \ \mathsf{GPR}[\mathsf{rs}]_{31..0} \ ) \ + \ (\ \mathsf{GPR}[\mathsf{rt}]_{31} \ \big| \ \mathsf{GPR}[\mathsf{rt}]_{31..0} \ ) \ + \ (\ \mathsf{0}^{32} \ \big| \ \\ \mathsf{DSPControl}_{c:13} \ ) \\ \texttt{if} \ (\ \mathsf{temp}_{32} \neq \mathsf{temp}_{31} \ ) \ \texttt{then} \\ \qquad \mathsf{DSPControl}_{ouflag:20} \leftarrow 1 \\ \texttt{endif} \\ \\ \mathsf{GPR}[\mathsf{rd}]_{31..0} \leftarrow \mathsf{temp}_{31..0} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	26 25	5 21	20 16	15 11	I 10	6 5	0
SPECIAL3 011111		rs	rt	sa	APPEND 00000	APPEND 110001	
6		5	5	5	5	6	

Format: APPEND rt, rs, sa

Purpose: Left Shift and Append Bits to the LSB

Shift a general-purpose register left, inserting bits from the another GPR into the bit positions emptied by the shift.

Description: $rt \leftarrow (rt_{31..0} \iff sa_{4..0}) || rs_{sa-1..0}$

The 32-bit value in register *rt* is left-shifted by the specified shift amount *sa*, and *sa* bits from the least-significant positions of the *rs* register are inserted into the bit positions in *rt* emptied by the shift. The 32-bit shifted value is written to destination register *rt*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
if ( sa_{4..0} = 0 ) then

temp_{31..0} \leftarrow GPR[rt]_{31..0}

else

temp_{31..0} \leftarrow ( GPR[rt]_{31-sa..0} || GPR[rs]_{sa-1..0} )

endif

GPR[rt]_{31..0} = temp_{31..0}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

31	26	25 21	20 16	15 13	12 11	10 6	5 0)
	SPECIAL3 011111	rs	rt	0	bp	BALIGN 10000	APPEND 110001	
	6	5	5	3	2	5	6	

Format: BALIGN rt, rs, bp

Purpose: Byte Align Contents from Two Registers

Create a word result by combining a specified number of bytes from each of two source registers.

Description: rt ← (rt << 8*bp) || (rs >> 8*(4-bp))

The 32-bit word in register rt is left-shifted as a 32-bit value by bp byte positions, and the right-most word in register rs is right-shifted as a 32-bit value by (4-bp) byte positions. The shifted values are then or-ed together to create a 32-bit result that is written to destination register rt.

The argument bp is provided by the instruction, and is interpreted as an unsigned two-bit integer taking values between zero and three.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
if (bp_{1..0} = 0) or (bp_{1..0} = 2) then

GPR[rt]_{31..0} \leftarrow UNPREDICTABLE

else

temp_{31..0} \leftarrow (GPR[rt]_{31..0} << (8*bp_{1..0})) || (GPR[rs]_{31..0} >> (8*(4-bp_{1..0})))

GPR[rt]_{31..0} = temp_{31..0}

endif
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

MIPSDSP

31	26 25	21	20 16	15 11	10 6	5 0
SPECIAL3 011111		0	rt	rd	BITREV 11011	ABSQ_S.PH 010010
6		5	5	5	5	6

Format: BITREV rd, rt

Purpose: Bit-Reverse Halfword

To reverse the order of the bits of the least-significant halfword in the specified register.

Description: $rd \leftarrow rt_{0..15}$

The right-most halfword value in register *rt* is bit-reversed into the right-most halfword position in the destination register *rd*. The 16 most-significant bits of the destination register are zero-filled.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $\begin{array}{l} \texttt{temp}_{15\ldots0} \leftarrow \texttt{GPR[rt]}_{0\ldots15} \\ \texttt{GPR[rd]}_{31\ldots0} \leftarrow \texttt{O}^{16} \mid \mid \texttt{temp}_{15\ldots0} \end{array}$

Exceptions:

31 26	25 21	20 16	15	0
REGIMM 000001	0	BPOSGE32 11100	offset	
6	5	5	16	
Format: BPOS	GE32 offset			MIPSDS

Format: BPOSGE32 offset

Purpose: Branch on Greater Than or Equal To Value 32 in DSPControl Pos Field

Perform a PC-relative branch if the value of the pos field in the DSPControl register is greater than or equal to 32.

Description: if (DSPControl_{pos:5..0} >= 32) then goto PC+offset

First, the offset argument is left-shifted by two bits to form an 18-bit signed integer value. This value is added to the address of the instruction immediately following the branch to form a target branch address. Then, if the value of the pos field of the DSPControl register is greater than or equal to 32, the branch is taken and execution begins from the target address after the instruction in the branch delay slot has been executed.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
se_offset_{GPRLEN..0} \leftarrow ( offset_{15} )^{GPRLEN-18} || offset_{15..0} || 0^2
I:
        branch_condition \leftarrow ( DSPControl<sub>pos:5..0</sub> >= 32 ? 1 : 0 )
        if ( branch_condition = 1 ) then
I+1:
             PC_{GPRLEN..0} \leftarrow PC_{GPRLEN..0} + se_offset_{GPRLEN..0}
         endif
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ± 128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside of this range.

31	26	25	21	20 16	15 1 ⁻	1 10 6	5 0	
SPECIAL 011111		rs		rt	0	CMP.cond.PH 010[00 01 10]	CMPU.EQ.QB 010001	
6		5		5	5	5	6	1
Format:	CMP.c CMP.E CMP.L CMP.L	T.PH r	s, rt s, rt s, rt				MIP	SDSP SDSP SDSP

Purpose: Compare Vectors of Signed Integer Halfword Values

Perform an element-wise comparison of two vectors of two signed integer halfwords, recording the results of the comparison in condition code bits.

Description: DSPControl_{ccond:25..24} \leftarrow (rs_{31..16} cond rt_{31..16}) || (rs_{15..0} cond rt_{15..0})

The two signed integer halfword elements in register *rs* are compared with the corresponding signed integer halfword element in register *rt*. The two 1-bit boolean comparison results are written to bits 24 and 25 of the *DSPControl* register's 4-bit condition code field. The values of the two remaining condition code bits (bits 26 through 27 of the *DSPControl* register) are **UNPREDICTABLE**.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} \text{CMP.EQ.PH} \\ & \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{31..16} \; \text{EQ} \; \text{GPR}[\text{rt}]_{31..16} \\ & \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{15..0} \; \text{EQ} \; \text{GPR}[\text{rt}]_{15..0} \\ & \text{DSPControl}_{\text{ccond}:25..24} \leftarrow \text{ccB} \mid \mid \text{ccA} \\ & \text{DSPControl}_{\text{ccond}:27..26} \leftarrow \textbf{UNPREDICTABLE} \end{split}
\begin{aligned} \text{CMP.LT.PH} \\ & \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{31..16} \; \text{LT} \; \text{GPR}[\text{rt}]_{31..16} \\ & \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{15..0} \; \text{LT} \; \text{GPR}[\text{rt}]_{15..0} \\ & \text{DSPControl}_{\text{ccond}:25..24} \leftarrow \text{ccB} \mid \mid \text{ccA} \\ & \text{DSPControl}_{\text{ccond}:27..26} \leftarrow \textbf{UNPREDICTABLE} \end{aligned}
\begin{aligned} \text{CMP.LE.PH} \\ & \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{31..16} \; \text{LE} \; \text{GPR}[\text{rt}]_{31..16} \\ & \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{15..0} \; \text{LE} \; \text{GPR}[\text{rt}]_{15..0} \\ & \text{DSPControl}_{\text{ccond}:25..24} \leftarrow \text{ccB} \mid \mid \text{ccA} \\ & \text{DSPControl}_{\text{ccond}:27..26} \leftarrow \text{UNPREDICTABLE} \end{aligned}
```

Exceptions:

31	26	25	21	20	16	15	11	10 6	5	0	
SPECIA 011111		rs			rt		rd	CMPGU.cond.QB 001[00 01 10]	(CMPU.EQ.QB 010001	
6		5			5		5	5		6	
Format:	CMPGU CMPGU	.EQ.QB	rd, rd,	rs, 1 rs, 1 rs, 1	rt					MIP	SDSP SDSP SDSP

Purpose: Compare Vectors of Unsigned Byte Values and Write Results to a GPR

Perform an element-wise comparison of two vectors of unsigned bytes, recording the results of the comparison in condition code bits that are written to the specified GPR.

```
Description: rd \leftarrow (rs_{31..24} \text{ cond } rt_{31..24}) || (rs_{23..16} \text{ cond } rt_{23..16}) || (rs_{15..8} \text{ cond } rt_{15..8}) || (rs_{7..0} \text{ cond } rt_{7..0})
```

Each of the unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The four 1-bit boolean comparison results are written to the four least-significant bits of destination register *rd*. The remaining bits in *rd* are set to zero.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{CMPGU.EQ.QB} \\ \text{ccD} \leftarrow \text{GPR}[\text{rs}]_{31..24} \ \text{EQ} \ \text{GPR}[\text{rt}]_{31..24} \\ \text{ccC} \leftarrow \text{GPR}[\text{rs}]_{23..16} \ \text{EQ} \ \text{GPR}[\text{rt}]_{23..16} \\ \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{15..8} \ \text{EQ} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{7..0} \ \text{EQ} \ \text{GPR}[\text{rt}]_{7..0} \\ \text{GPR}[\text{rd}]_{31..0} \leftarrow 0^{(\text{GPRLEN-4})} \ || \ \text{ccD} \ || \ \text{ccC} \ || \ \text{ccB} \ || \ \text{ccA} \\ \end{array} 
\begin{array}{c} \text{CMPGU.LT.QB} \\ \text{ccD} \leftarrow \text{GPR}[\text{rs}]_{23..16} \ \text{LT} \ \text{GPR}[\text{rt}]_{23..16} \\ \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{23..16} \ \text{LT} \ \text{GPR}[\text{rt}]_{23..16} \\ \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{15..8} \ \text{LT} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{7..0} \ \text{LT} \ \text{GPR}[\text{rt}]_{7..0} \\ \text{GPR}[\text{rd}]_{31..0} \leftarrow 0^{(\text{GPRLEN-4})} \ || \ \text{ccD} \ || \ \text{ccC} \ || \ \text{ccB} \ || \ \text{ccA} \\ \end{array} 
\begin{array}{c} \text{CMPGU.LE.QB} \\ \text{ccD} \leftarrow \text{GPR}[\text{rs}]_{23..16} \ \text{LE} \ \text{GPR}[\text{rt}]_{23..16} \\ \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{31..24} \ \text{LE} \ \text{GPR}[\text{rt}]_{23..16} \\ \text{ccB} \leftarrow \text{GPR}[\text{rs}]_{31..24} \ \text{LE} \ \text{GPR}[\text{rt}]_{31..24} \\ \text{ccC} \leftarrow \text{GPR}[\text{rs}]_{31..24} \ \text{LE} \ \text{GPR}[\text{rt}]_{31..24} \\ \text{ccC} \leftarrow \text{GPR}[\text{rs}]_{31..24} \ \text{LE} \ \text{GPR}[\text{rt}]_{31..24} \\ \text{ccC} \leftarrow \text{GPR}[\text{rs}]_{31..24} \ \text{LE} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{31..6} \ \text{LE} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{31..6} \ \text{LE} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{15..8} \ \text{LE} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{15..8} \ \text{LE} \ \text{GPR}[\text{rt}]_{15..8} \\ \text{ccA} \leftarrow \text{GPR}[\text{rs}]_{7..0} \ \text{LE} \ \text{GPR}[\text{rt}]_{7..0} \\ \text{GPR}[\text{rd}]_{31..0} \leftarrow 0^{(\text{GPRLEN-4)}} \ || \ \text{ccD} \ || \ \text{ccC} \ || \ \text{ccB} \ || \ \text{ccA} \end{array}
```

Exceptions:

31	26	25	21	20	16	15		11	10 6	5	0	
SPECIAL 011111		rs		rt			rd		CMPGDU.cond.QB 11[000 001 010]		CMPU.EQ.QB 010001	
6		5		5			5		5		6	-
Format:	CMPGI CMPGI	DU.cond.(DU.EQ.QB DU.LT.QB DU.LE.QB	rd, rd,	rs, rt rs, rt rs, rt							MIPSDS MIPSDS MIPSDS	SP-R2

Purpose: Compare Unsigned Vector of Four Bytes and Write Result to GPR and DSPControl

Compare two vectors of four unsigned bytes each, recording the comparison results in condition code bits that are written to both the specified destination GPR and the condition code bits in the DSPControl register.

```
Description: DSPControl[ccond]<sub>27.24</sub> \leftarrow (rs<sub>31.24</sub> cond rt<sub>31.24</sub>) || (rs<sub>23.16</sub> cond rt<sub>23.16</sub>) || (rs<sub>15..8</sub> cond rt<sub>15..8</sub>) || (rs<sub>7..0</sub> cond rt<sub>7..0</sub>);
rd \leftarrow 0<sup>(GPRLEN-4)</sup> || DSPControl[ccond]<sub>27.24</sub>
```

Each of the unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The four 1-bit boolean comparison results are written to the four least-significant bits of destination register *rd* and to bits 24 through 27 of the *DSPControl* register's 4-bit condition code field. The remaining bits in destination register *rd* are set to zero.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
CMPGDU.EQ.QB
   ccD \leftarrow GPR[rs]_{31..24} EQ GPR[rt]_{31..24}
   ccC \leftarrow GPR[rs]_{23..16} EQ GPR[rt]_{23..16}
   ccB \leftarrow GPR[rs]_{15..8} EQ GPR[rt]_{15..8}
   ccA \leftarrow GPR[rs]_{7..0} EQ GPR[rt]_{7..0}
   CMPGDU.LT.OB
   ccD \leftarrow GPR[rs]_{31..24} LT GPR[rt]_{31..24}
   ccC \leftarrow GPR[rs]_{23..16} LT GPR[rt]_{23..16}
   ccB \leftarrow GPR[rs]_{15..8} LT GPR[rt]_{15..8}
   ccA \leftarrow GPR[rs]_{7..0} LT GPR[rt]_{7..0}
   CMPGDU.LE.QB
   ccD \leftarrow GPR[rs]_{31..24} LE GPR[rt]_{31..24}
   ccC \leftarrow GPR[rs]_{23..16} LE GPR[rt]_{23..16}
   ccB \leftarrow GPR[rs]_{15..8} LE GPR[rt]_{15..8}
   ccA \leftarrow GPR[rs]_{7..0} LE GPR[rt]_{7..0}
```

Compare Unsigned Vector of Four Bytes and Write Result to GPR and DSPControl CMPGDU.cond.QB

Exceptions:

31	26	25	21	20 1	6 15	11	10 6	5 0	1
SPECIA 01111		rs		rt	0		CMPU.cond.QB 000[00 01 10]	CMPU.EQ.QB 010001	
6		5		5	5		5	6	
Format:	CMPU. CMPU.	cond.QB EQ.QB LT.QB LE.QB	rs, r rs, r rs, r	t				MI	PSDSP PSDSP PSDSP

Purpose: Compare Vectors of Unsigned Byte Values

Perform an element-wise comparison of two vectors of unsigned bytes, recording the results of the comparison in condition code bits.

```
Description: DSPControl<sub>ccond:27..24</sub> \leftarrow (rs<sub>31..24</sub> cond rt<sub>31..24</sub>) || (rs<sub>23..16</sub> cond rt<sub>23..16</sub>) || (rs<sub>15..8</sub> cond rt<sub>15..8</sub>) || (rs<sub>7..0</sub> cond rt<sub>7..0</sub>)
```

Each of the unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The four 1-bit boolean comparison results are written to bits 24 through 27 of the *DSPControl* register's 4-bit condition code field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
CMPU.EO.OB
     \texttt{ccD} \leftarrow \texttt{GPR[rs]}_{31..24} \texttt{EQ} \texttt{GPR[rt]}_{31..24}
     ccC \leftarrow GPR[rs]_{23..16} EQ GPR[rt]_{23..16}
     ccB \leftarrow GPR[rs]_{15...8} EQ GPR[rt]_{15...8}
     ccA \leftarrow GPR[rs]_{7..0} EQ GPR[rt]_{7..0}
     \texttt{DSPControl}_{\texttt{ccond}:27..24} \leftarrow \texttt{ccD} ~||~\texttt{ccC} ~||~\texttt{ccB} ~||~\texttt{ccA}
CMPU.LT.QB
     ccD \leftarrow GPR[rs]_{31..24} LT GPR[rt]_{31..24}
     ccC \leftarrow GPR[rs]_{23..16} LT GPR[rt]_{23..16}
     ccB \leftarrow GPR[rs]_{15..8} LT GPR[rt]_{15..8}
     ccA \leftarrow GPR[rs]_{7..0} LT GPR[rt]_{7..0}
     DSPControl_{ccond:27} 24 \leftarrow ccD || ccC || ccB || ccA
CMPU.LE.QB
     ccD \leftarrow GPR[rs]_{31..24} LE GPR[rt]_{31..24}
     ccC \leftarrow GPR[rs]_{23..16} LE GPR[rt]_{23..16}
     ccB \leftarrow GPR[rs]_{15..8} LE GPR[rt]_{15..8}
     ccA \leftarrow GPR[rs]_{7..0} LE GPR[rt]_{7..0}
     \text{DSPControl}_{\text{ccond}:27..24} \leftarrow \text{ccD} \mid \mid \text{ccC} \mid \mid \text{ccB} \mid \mid \text{ccA}
```

Exceptions:

31	26	25 2	1 20 16	15 13	12 11	10 6	5	0
	SPECIAL3 011111	rs	rt	0	ac	DPA.W.PH 00000	DPAQ.W.PH 110000	
	6	5	5	3	2	5	6	

Format: DPA.W.PH ac, rs, rt

Purpose: Dot Product with Accumulate on Vector Integer Halfword Elements

Generate the dot-product of two integer halfword vector elements using full-size intermediate products and then accumulate into the specified accumulator register.

Description: ac \leftarrow ac + ((rs_{31..16} * rt_{31..16}) + (rs_{15..0} * rt_{15..0}))

Each of the two halfword integer values from register *rt* is multiplied with the corresponding halfword element from register *rs* to create two integer word results. These two products are summed to generate a dot-product result, which is then accumulated into the specified 64-bit H/LO accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H//LO register pair of the MIPS32 architecture.

This instruction does not set any bits of the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{rcl} \mbox{tempB}_{31..0} \leftarrow & (\mbox{GPR}[rs]_{31..16} & \mbox{GPR}[rt]_{31..16}) \\ \mbox{tempA}_{31..0} \leftarrow & (\mbox{GPR}[rs]_{15..0} & \mbox{GPR}[rt]_{15..0}) \\ \mbox{dotp}_{32..0} \leftarrow & (\mbox{tempB}_{31} \ || \ \mbox{tempB}_{31..0} \ ) + & (\ \mbox{tempA}_{31} \ || \ \mbox{tempA}_{31..0} \ ) \\ \mbox{acc}_{63..0} \leftarrow & (\ \mbox{HI}[ac]_{31..0} \ || \ \mbox{LO}[ac]_{31..0} \ ) + & (\ \mbox{(dotp}_{32})^{31} \ || \ \mbox{dotp}_{32..0} \ ) \\ \mbox{(HI}[ac]_{31..0} \ || \ \mbox{LO}[ac]_{31..0} \ ) \leftarrow \ \mbox{acc}_{63..32} \ || \ \mbox{acc}_{31..0} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

MIPSDSP

31	26	6 25	21	20 1	6 15	13	12 11	10 6	5	0
	SPECIAL3 011111		rs	rt		0	ac	DPAQ_S.W.PH 00100	DPAQ.W.PH 110000	
	6		5	5		3	2	5	6	

Format: DPAQ_S.W.PH ac, rs, rt

Purpose: Dot Product with Accumulation on Fractional Halfword Elements

Element-wise multiplication of two vectors of fractional halfword elements and accumulation of the accumulated 32bit intermediate products into the specified 64-bit accumulator register, with saturation.

Description: ac \leftarrow ac + (sat32(rs_{31..16} * rt_{31..16}) + sat32(rs_{15..0} * rt_{15..0}))

Each of the two Q15 fractional word values from registers *rt* and *rs* are multiplied together, and the results left-shifted by one bit position to generate two Q31 fractional format intermediate products. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dotproduct result that is accumulated into the specified 64-bit H/LO accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \texttt{tempB}_{31..0} \leftarrow \texttt{multiplyQ15Q15(ac, GPR[rs]_{31..16}, GPR[rt]_{31..16})} \\ & \texttt{tempA}_{31..0} \leftarrow \texttt{multiplyQ15Q15(ac, GPR[rs]_{15..0}, GPR[rt]_{15..0})} \\ & \texttt{dotp}_{63..0} \leftarrow ((\texttt{tempB}_{31})^{32} \mid | \texttt{tempB}_{31..0}) + ((\texttt{tempA}_{31})^{32} \mid | \texttt{tempA}_{31..0}) \\ & \texttt{tempC}_{63..0} \leftarrow (\texttt{HI}[ac]_{31..0} \mid | \texttt{LO}[ac]_{31..0}) + \texttt{dotp}_{63..0} \\ & (\texttt{HI}[ac]_{31..0} \mid | \texttt{LO}[ac]_{31..0}) \leftarrow \texttt{tempC}_{63..32} \mid | \texttt{tempC}_{31..0} \\ & \texttt{function multiplyQ15Q15(acc_{1..0}, \texttt{a}_{15..0}, \texttt{b}_{15..0})} \\ & \texttt{if} ((\texttt{a}_{15..0} = \texttt{0} \times \texttt{8000}) \texttt{ and} (\texttt{b}_{15..0} = \texttt{0} \times \texttt{8000})) \texttt{ then} \\ & \texttt{temp}_{31..0} \leftarrow \texttt{0} \times \texttt{7FFFFFF} \\ & \texttt{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \texttt{else} \\ & \texttt{temp}_{31..0} \leftarrow (\texttt{a}_{15..0} * \texttt{b}_{15..0}) << 1 \\ & \texttt{endif} \\ & \texttt{return temp}_{31..0} \\ & \texttt{endfunction multiplyQ15Q15} \end{split}
```

Exceptions:

31	26	6 25	21	20 10	6 15	13	12 11	10 6	5	0
	SPECIAL3 011111		rs	rt	0)	ac	DPAQ_SA.L.W 01100	DPAQ.W.PH 110000	
	6		5	5	3		2	5	6	

Format: DPAQ_SA.L.W ac, rs, rt

Purpose: Dot Product with Accumulate on Fractional Word Element

Multiplication of two fractional word elements, accumulating the product to the specified 64-bit accumulator register, with saturation.

Description: ac \leftarrow sat64(ac + sat32(rs_{31..0} * rt_{31..0}))

The intermediate product is then added to the specified 64-bit H //LO accumulator, creating a Q63 fractional result. If the accumulation results in overflow or underflow, the accumulator is saturated to either the maximum positive or minimum negative Q63 fractional value (0x800000000000000 hexadecimal), respectively.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
dotp_{63..0} \leftarrow multiplyQ31Q31(ac, GPR[rs]_{31..0}, GPR[rt]_{31..0})
temp_{64..0} \leftarrow HI[ac]_{31} || HI[ac]_{31..0} || LO[ac]_{31..0}
\texttt{temp}_{64..0} \leftarrow \texttt{temp}_{64..0} + \texttt{dotp}_{63..0}
if ( temp_{64} \neq temp_{63} ) then
    if ( temp_{64} = 1 ) then
        else
        endif
    \text{DSPControl}_{\text{ouflag:16+ac}} \leftarrow 1
endif
(HI[ac]_{31..0} || LO[ac]_{31..0}) \leftarrow temp_{63..32} || temp_{31..0}
function multiplyQ31Q31( acc_{1\ldots0},~a_{31\ldots0},~b_{31\ldots0} )
    if (( a_{31..0} = 0x80000000 ) and ( b_{31..0} = 0x80000000 )) then
        DSPControl_{ouflag:16+acc} \leftarrow 1
    else
        \texttt{temp}_{63..0} \leftarrow (\texttt{a}_{31..0} * \texttt{b}_{31..0}) << 1
    endif
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPSDSP

return $\texttt{temp}_{63..0}$ endfunction <code>multiplyQ31Q31</code>

Exceptions:

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPSDSP-R2

31		26	25	21	20	16	15	13	12	11	10 6	5		0
	SPECIAL3 011111		rs		rt			0	a	с	DPAQX_S.W.PH 11000		DPAQ.W.PH 110000	
	6		5		5			3	2	2	5		6	

Format: DPAQX_S.W.PH ac, rs, rt

Purpose: Cross Dot Product with Accumulation on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and accumulation of the 32-bit intermediate products into the specified 64-bit accumulator register, with saturation.

```
Description: ac \leftarrow ac + (sat32(rs<sub>31..16</sub> * rt<sub>15..0</sub>) + sat32(rs<sub>15..0</sub> * rt<sub>31..16</sub>))
```

The left Q15 fractional word value from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right Q15 fractional word value from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dotproduct result that is accumulated into the specified 64-bit H/LO accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{31..16}, GPR[rt]_{15..0})} \\ & \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{15..0}, GPR[rt]_{31..16})} \\ & \text{dotp}_{63..0} \leftarrow ((\text{tempB}_{31})^{32} \mid | \text{tempB}_{31..0}) + ((\text{tempA}_{31})^{32} \mid | \text{tempA}_{31..0}) \\ & \text{tempC}_{63..0} \leftarrow (\text{HI[ac]}_{31..0} \mid | \text{LO[ac]}_{31..0}) + \text{dotp}_{63..0} \\ & (\text{HI[ac]}_{31..0} \mid | \text{LO[ac]}_{31..0}) \leftarrow \text{tempC}_{63..32} \mid | \text{tempC}_{31..0} \\ & \text{function multiplyQ15Q15(acc_{1..0}, a_{15..0}, b_{15..0})} \\ & \text{if } ((a_{15..0} = 0 \times 8000) \text{ and } (b_{15..0} = 0 \times 8000)) \text{ then} \\ & \text{temp}_{31..0} \leftarrow 0 \times 7FFFFFF \\ & \text{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \text{else} \\ & \text{temp}_{31..0} \leftarrow (a_{15..0} * b_{15..0}) << 1 \\ & \text{endif} \\ & \text{return temp}_{31..0} \\ & \text{endfunction multiplyQ15Q15} \end{split}
```

Exceptions:

31		26	25	21	20	16	15	13	12	11	10 6	5		0
	SPECIAL3 011111		rs		rt			0	a	с	DPAQX_SA.W.P H 11010		DPAQ.W.PH 110000	
	6		5		5			3	2	2	5		6	

Format: DPAQX_SA.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Cross Dot Product with Accumulation on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and accumulation of the 32-bit intermediate products into the specified 64-bit accumulator register, with saturation of the accumulator.

```
Description: ac \leftarrow sat32(ac + (sat32(rs<sub>11.16</sub> * rt<sub>15..0</sub>) + sat32(rs<sub>15..0</sub> * rt<sub>31..16</sub>)))
```

The left Q15 fractional word value from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right Q15 fractional word value from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dotproduct result that is accumulated into the specified 64-bit H//LO accumulator to produce a Q32.31 fractional result. If this result is larger than or equal to +1.0, or smaller than -1.0, it is saturated to the Q31 range.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs as a result of halfword multiplication or accumulation, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{31..0} \leftarrow \text{multiplyQ15Q15(1 ac, GPR[rs]_{31..16}, GPR[rt]_{15..0})} \\ & \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(1 ac, GPR[rs]_{15..0}, GPR[rt]_{31..16})} \\ & \text{dotp}_{63..0} \leftarrow ((\text{tempB}_{31})^{32} \mid | \text{tempB}_{31..0}) + ((\text{tempA}_{31})^{32} \mid | \text{tempA}_{31..0}) \\ & \text{tempC}_{63..0} \leftarrow (\text{HI}[ac]_{31..0} \mid | \text{LO}[ac]_{31..0}) + \text{dotp}_{63..0} \\ & \text{if } (\text{tempC}_{63} = 0) \text{ and } (\text{tempC}_{62..31} \neq 0) \text{ then} \\ & \text{tempC}_{63..0} = 0^{32} \mid | 0x7\text{FFFFFF} \\ & \text{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \text{endif} \\ & \text{if } (\text{tempC}_{63} = 1) \text{ and } (\text{tempC}_{62..31} \neq 1^{32}) \text{ then} \\ & \text{tempC}_{63..0} = 1^{32} \mid | 0x8000000 \\ & \text{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \text{endif} \\ & (\text{HI}[ac]_{31..0} \mid | \text{LO}[ac]_{31..0}) \leftarrow \text{tempC}_{63..32} \mid | \text{tempC}_{31..0} \\ & \text{function multiplyQ15Q15(} acc_{1..0}, a_{15..0}, b_{15..0} ) \\ & \text{if } ((a_{15..0} = 0x8000) \text{ and } (b_{15..0} = 0x8000)) \text{ then} \\ \end{split}
```

```
\begin{array}{rcl} & \mbox{temp}_{31..0} \leftarrow 0 \mbox{0} \mbox{7FFFFFF} \\ & \mbox{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \mbox{else} & \\ & \mbox{temp}_{31..0} \leftarrow (\mbox{a}_{15..0} \ \mbox{b}_{15..0} \ \mbox{)} << 1 \\ & \mbox{endif} & \\ & \mbox{return temp}_{31..0} \\ & \mbox{endfunction multiplyQ15Q15} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPSDSP

31	26	6 25	21	20 16	6 15	13	12 11	10 6	5	0
	SPECIAL3 011111		rs	rt		0	ac	DPAU.H.QBL 00011	DPAQ.W.PH 110000	
	6		5	5	:	3	2	5	6	

Format: DPAU.H.QBL ac, rs, rt

Purpose: Dot Product with Accumulate on Vector Unsigned Byte Elements

Element-wise multiplication of the two left-most elements of the four elements of each of two vectors of unsigned bytes, accumulating the sum of the products into the specified 64-bit accumulator register.

Description: ac \leftarrow ac + zero_extend((GPR[rs]_{31..24} * GPR[rt]_{31..24}) + (GPR[rs]_{23..16} * GPR[rt]_{23..16}))

The two left-most elements of the four unsigned byte elements of each of registers rt and rs are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and accumulated into the specified 64-bit H/LO accumulator.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

This instruction does not set any bits in the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{15..0} \leftarrow \text{multiplyU8U8( GPR[rs]_{31..24}, GPR[rt]_{31..24} )} \\ & \text{tempA}_{15..0} \leftarrow \text{multiplyU8U8( GPR[rs]_{23..16}, GPR[rt]_{23..16} )} \\ & \text{dotp}_{63..0} \leftarrow (0^{48} \mid\mid \text{tempB}_{15..0}) + (0^{48} \mid\mid \text{tempA}_{15..0}) \\ & \text{tempC}_{63..0} \leftarrow (\text{HI}[ac]_{31..0} \mid\mid \text{LO}[ac]_{31..0}) + \text{dotp}_{63..0} \\ & (\text{HI}[ac]_{31..0} \mid\mid \text{LO}[ac]_{31..0}) \leftarrow \text{tempC}_{63..32} \mid\mid \text{tempC}_{31..0} \\ & \text{function multiplyU8U8( a}_{7..0}, b_{7..0}) \\ & \text{temp}_{17..0} \leftarrow (0 \mid\mid a_{7..0}) * (0 \mid\mid b_{7..0}) \\ & \text{return temp}_{15..0} \\ & \text{endfunction multiplyU8U8} \end{split}
```

Exceptions:

MIPSDSP

31	2	26	25 21	20		16	15		13	12	11	10	6	5		0
	SPECIAL3 011111		rs		rt			0		a	c	DPAU.H.QBF 00111	٢		DPAQ.W.PH 110000	
	6		5		5			3		2	2	5			6	

Format: DPAU.H.QBR ac, rs, rt

Purpose: Dot Product with Accumulate on Vector Unsigned Byte Elements

Element-wise multiplication of the two right-most elements of the four elements of each of two vectors of unsigned bytes, accumulating the sum of the products into the specified 64-bit accumulator register.

Description: ac \leftarrow ac + zero_extend((GPR[rs]_{15..8} * GPR[rt]_{15..8}) + (GPR[rs]_{7..0} * GPR[rt]_{7..0}))

The two right-most elements of the four unsigned byte elements of each of registers rt and rs are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and accumulated into the specified 64-bit H/LO accumulator.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

This instruction does not set any bits in the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

MIPSDSP-R2

31	26	25 21	20 16	15 13	12 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	0	ac	DPAX 01000	DPAQ.W.PH 110000	
	6	5	5	5	2	5	6	

Format: DPAX.W.PH ac, rs, rt

Purpose: Cross Dot Product with Accumulate on Vector Integer Halfword Elements

Generate the cross dot-product of two integer halfword vector elements using full-size intermediate products and then accumulate into the specified accumulator register.

Description: $ac \leftarrow ac + ((rs_{31..16} * rt_{15..0}) + (rs_{15..0} * rt_{31..16}))$

The left halfword integer value from register *rt* is multiplied with the right halfword element from register *rs* to create an integer word result. Similarly, the right halfword integer value from register *rt* is multiplied with the left halfword element from register *rs* to create the second integer word result. These two products are summed to generate the dot-product result, which is then accumulated into the specified 64-bit H/LO accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H//LO register pair of the MIPS32 architecture.

This instruction will not set any bits of the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{rcl} \texttt{tempB}_{31..0} \leftarrow (\texttt{GPR[rs]}_{31..16} & \texttt{GPR[rt]}_{15..0}) \\ \texttt{tempA}_{31..0} \leftarrow (\texttt{GPR[rs]}_{15..0} & \texttt{GPR[rt]}_{31..16}) \\ \texttt{dotp}_{32..0} \leftarrow ((\texttt{tempB}_{31}) & || & \texttt{tempB}_{31..0}) + ((\texttt{tempA}_{31}) & || & \texttt{tempA}_{31..0}) \\ \texttt{acc}_{63..0} \leftarrow (\texttt{HI[ac]}_{31..0} & || & \texttt{LO[ac]}_{31..0}) + ((\texttt{dotp}_{32})^{31} & || & \texttt{dotp}_{32..0}) \\ (\texttt{HI[ac]}_{31..0} & || & \texttt{LO[ac]}_{31..0}) \leftarrow \texttt{acc}_{63..32} & \texttt{acc}_{31..0} \end{array}
```

Exceptions:

31	2	26	25 21	20	16	15	i	13	12	11	10	6	5		0
	SPECIAL3 011111		rs	I	ť		0		a	c	DPS.W.PF 00001	I		DPAQ.W.PH 110000	
	6		5	į	5		3		2	2	5			6	

Format: DPS.W.PH ac, rs, rt

Purpose: Dot Product with Subtract on Vector Integer Half-Word Elements

Generate the dot-product of two integer halfword vector elements using full-size intermediate products and then subtract from the specified accumulator register.

```
Description: ac \leftarrow ac - ((rs_{31..16} * rt_{31..16}) + (rs_{15..0} * rt_{15..0}))
```

Each of the two halfword integer values from register *rt* is multiplied with the corresponding halfword element from register *rs* to create two integer word results. These two products are summed to generate the dot-product result, which is then subtracted from the specified 64-bit H/LO accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H/LO register pair of the MIPS32 architecture.

This instruction will not set any bits of the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{rcl} \texttt{tempB}_{31..0} \leftarrow (\texttt{GPR[rs]}_{31..16} & \texttt{GPR[rt]}_{31..16}) \\ \texttt{tempA}_{31..0} \leftarrow (\texttt{GPR[rs]}_{15..0} & \texttt{GPR[rt]}_{15..0}) \\ \texttt{dotp}_{32..0} \leftarrow ((\texttt{tempB}_{31}) \mid \mid \texttt{tempB}_{31..0}) + ((\texttt{tempA}_{31}) \mid \mid \texttt{tempA}_{31..0}) \\ \texttt{acc}_{63..0} \leftarrow (\texttt{HI[ac]}_{31..0} \mid \mid \texttt{LO[ac]}_{31..0}) - ((\texttt{dotp}_{32})^{31} \mid \mid \texttt{dotp}_{32..0}) \\ (\texttt{HI[ac]}_{31..0} \mid \mid \texttt{LO[ac]}_{31..0}) \leftarrow \texttt{acc}_{63..32} \mid \mid \texttt{acc}_{31..0} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

MIPSDSP

31	2	26	25	21	20	16	15	1	3	12	11	10	5	5		0
	SPECIAL3 011111		rs		rt			0		ac	2	DPSQ_S.W.PH 00101			DPAQ.W.PH 110000	
	6		5		5			3		2		5			6	

Format: DPSQ_S.W.PH ac, rs, rt

Purpose: Dot Product with Subtraction on Fractional Halfword Elements

Element-wise multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 64-bit accumulator register, with saturation.

Description: ac \leftarrow ac - (sat32(rs_{31..16} * rt_{31..16}) + sat32(rs_{15..0} * rt_{15..0}))

Each of the two Q15 fractional word values from registers *rt* and *rs* are multiplied together, and the results left-shifted by one bit position to generate two Q31 fractional format intermediate products. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dotproduct result that is subtracted from the specified 64-bit H //LO accumulator to produce a final Q32.31 fractional result.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \mathsf{tempB}_{31..0} \leftarrow \mathsf{multiplyQ15Q15(ac, GPR[rs]_{31..16}, GPR[rt]_{31..16})} \\ & \mathsf{tempA}_{31..0} \leftarrow \mathsf{multiplyQ15Q15(ac, GPR[rs]_{15..0}, GPR[rt]_{15..0})} \\ & \mathsf{dotp}_{63..0} \leftarrow ((\mathsf{tempB}_{31})^{32} \mid \mid \mathsf{tempB}_{31..0}) + ((\mathsf{tempA}_{31})^{32} \mid \mid \mathsf{tempA}_{31..0}) \\ & \mathsf{tempC}_{63..0} \leftarrow (\mathsf{HI}[ac]_{31..0} \mid \mid \mathsf{LO}[ac]_{31..0}) - \mathsf{dotp}_{63..0} \\ & (\mathsf{HI}[ac]_{31..0} \mid \mid \mathsf{LO}[ac]_{31..0}) \leftarrow \mathsf{tempC}_{63..32} \mid \mid \mathsf{tempC}_{31..0} \end{split}
```

Exceptions:

MIPSDSP

31	:	26	25	21	20	16	15	13	12	11	10 6	6	5		0
	SPECIAL3 011111		rs		rt			0	a	с	DPSQ_SA.L.W 01101			DPAQ.W.PH 110000	
	6		5		5			3	2	2	5			6	

Format: DPSQ_SA.L.W ac, rs, rt

Purpose: Dot Product with Subtraction on Fractional Word Element

Multiplication of two fractional word elements, subtracting the accumulated product from the specified 64-bit accumulator register, with saturation.

Description: ac \leftarrow sat64(ac - sat32(rs_{31..0} * rt_{31..0}))

The intermediate product is then subtracted from the specified 64-bit H//LO accumulator, creating a Q63 fractional result. If the accumulation results in overflow or underflow, the accumulator is saturated to either the maximum positive or minimum negative Q63 fractional value (0x80000000000000000 hexadecimal), respectively.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

MIPSDSP-R2

31		26	25	21	20	16	15	13	12	11	10 6	5		0
	SPECIAL3 011111		rs		r	t		0	ac	2	DPSQX_S.W.PH 11001		DPAQ.W.PH 110000	
	6		5		Ę	5		3	2		5		6	

Format: DPSQX_S.W.PH ac, rs, rt

Purpose: Cross Dot Product with Subtraction on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 64-bit accumulator register, with saturation.

Description: ac \leftarrow ac - (sat32(rs_{31...16} * rt_{15...0}) + sat32(rs_{15...0} * rt_{31...16}))

The left Q15 fractional word value from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right Q15 fractional word value from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dotproduct result that is subtracted from the specified 64-bit H//LO accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{31..16}, GPR[rt]_{15..0})} \\ & \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{15..0}, GPR[rt]_{31..16})} \\ & \text{dotp}_{63..0} \leftarrow ((\text{tempB}_{31})^{32} \mid | \text{tempB}_{31..0}) + ((\text{tempA}_{31})^{32} \mid | \text{tempA}_{31..0}) \\ & \text{tempC}_{63..0} \leftarrow (\text{HI}[ac]_{31..0} \mid | \text{LO}[ac]_{31..0}) - \text{dotp}_{63..0} \\ & (\text{HI}[ac]_{31..0} \mid | \text{LO}[ac]_{31..0}) \leftarrow \text{tempC}_{63..32} \mid | \text{tempC}_{31..0} \\ & \text{function multiplyQ15Q15(acc_{1..0}, a_{15..0}, b_{15..0}) \\ & \text{if } ((a_{15..0} = 0 \times 8000) \text{ and } (b_{15..0} = 0 \times 8000)) \text{ then} \\ & \text{temp}_{31..0} \leftarrow 0 \times 7FFFFFF \\ & \text{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \text{else} \\ & \text{temp}_{31..0} \leftarrow (a_{15..0} * b_{15..0}) << 1 \\ & \text{endif} \\ & \text{return temp}_{31..0} \\ & \text{endfunction multiplyQ15Q15} \end{split}
```

Exceptions:

31		26	25	21	20	16	15	13	12	11	10 6	5		0
	SPECIAL3 011111		rs		rt			0	a	с	DPSQX_SA.W.P H 11011		DPAQ.W.PH 110000	
	6		5		5			3	2	2	5		6	

Format: DPSQX_SA.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Cross Dot Product with Subtraction on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 64-bit accumulator register, with saturation of the accumulator.

Description: ac \leftarrow sat32(ac - (sat32(rs_{11.16} * rt_{15..0}) + sat32(rs_{15..0} * rt_{31..16})))

The left Q15 fractional word value from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right Q15 fractional word value from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dotproduct result that is subtracted from the specified 64-bit H//LO accumulator to produce a Q32.31 fractional result. If this result is larger than or equal to +1.0, or smaller than -1.0, it is saturated to the Q31 range.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs as a result of halfword multiplication or accumulation, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{31..0} \leftarrow \text{multiplyQ15Q15(1 ac, GPR[rs]_{31..16}, GPR[rt]_{15..0})} \\ & \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(1 ac, GPR[rs]_{15..0}, GPR[rt]_{31..16})} \\ & \text{dotp}_{63..0} \leftarrow ((\text{tempB}_{31})^{32} \mid | \text{tempB}_{31..0}) + ((\text{tempA}_{31})^{32} \mid | \text{tempA}_{31..0}) \\ & \text{tempC}_{63..0} \leftarrow (\text{HI}[ac]_{31..0} \mid | \text{LO}[ac]_{31..0}) - \text{dotp}_{63..0} \\ & \text{if } (\text{tempC}_{63} = 0) \text{ and } (\text{tempC}_{62..31} \neq 0) \text{ then} \\ & \text{tempC}_{63..0} = 0^{32} \mid | 0x7\text{FFFFFF} \\ & \text{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \text{endif} \\ & \text{if } (\text{tempC}_{63} = 1) \text{ and } (\text{tempC}_{62..31} \neq 1^{32}) \text{ then} \\ & \text{tempC}_{63..0} = 1^{32} \mid | 0x8000000 \\ & \text{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \text{endif} \\ & (\text{HI}[ac]_{31..0} \mid | \text{LO}[ac]_{31..0}) \leftarrow \text{tempC}_{63..32} \mid | \text{tempC}_{31..0} \\ & \text{function multiplyQ15Q15(} acc_{1..0}, a_{15..0}, b_{15..0} ) \\ & \text{if } ((a_{15..0} = 0x8000) \text{ and } (b_{15..0} = 0x8000)) \text{ then} \\ \end{split}
```

```
\begin{array}{rcl} & \mbox{temp}_{31..0} \leftarrow 0 \mbox{$x$7FFFFF} \\ & \mbox{DSPControl}_{ouflag:16+acc} \leftarrow 1 \\ & \mbox{else} \\ & \mbox{temp}_{31..0} \leftarrow (\mbox{ } a_{15..0} \ * \mbox{ } b_{15..0} \ ) << 1 \\ & \mbox{endif} \\ & \mbox{return temp}_{31..0} \\ & \mbox{endfunction multiply} \mbox{$215$} \\ \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPSDSP

31	26	6 25	21	20 1	16 15	5 [^]	13 1	2 11	10 6	5		0
	SPECIAL3 011111	1	"S	rt		0		ac	DPSU.H.QBL 01011		DPAQ.W.PH 110000	
	6		5	5		3	•	2	5		6	

Format: DPSU.H.QBL ac, rs, rt

Purpose: Dot Product with Subtraction on Vector Unsigned Byte Elements

Element-wise multiplication of two left-most elements from the four elements of each of two vectors of unsigned bytes, subtracting the sum of the products from the specified 64-bit accumulator register.

Description: ac \leftarrow ac - zero_extend((GPR[rs]_{31..24} * GPR[rt]_{31..24}) + (GPR[rs]_{23..16} * GPR[rt]_{23..16}))

The two left-most elements of the four unsigned byte elements of each of registers rt and rs are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and subtracted from the specified 64-bit HI/LO accumulator. The result of the subtraction is written back to the specified 64-bit HI/LO accumulator.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

This instruction does not set any bits in the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \texttt{tempB}_{15..0} \leftarrow \texttt{multiplyU8U8(GPR[rs]_{31..24}, GPR[rt]_{31..24})} \\ \texttt{tempA}_{15..0} \leftarrow \texttt{multiplyU8U8(GPR[rs]_{23..16}, GPR[rt]_{23..16})} \\ \texttt{dotp}_{63..0} \leftarrow (0^{48} \mid \mid \texttt{tempB}_{15..0}) + (0^{48} \mid \mid \texttt{tempA}_{15..0}) \\ \texttt{tempC}_{63..0} \leftarrow (\texttt{HI}[ac]_{31..0} \mid \mid \texttt{LO}[ac]_{31..0}) - \texttt{dotp}_{63..0} \\ (\texttt{HI}[ac]_{31..0} \mid \mid \texttt{LO}[ac]_{31..0}) \leftarrow \texttt{tempC}_{63..32} \mid \mid \texttt{tempC}_{31..0} \end{array}
```

Exceptions:

MIPSDSP

31	26	25 21	20 16	15 13	12 11	10 6	5	0
	SPECIAL3 011111	rs	rt	0	ac	DPSU.H.QBR 01111	DPAQ.W.PH 110000	
	6	5	5	3	2	5	6	

Format: DPSU.H.QBR ac, rs, rt

Purpose: Dot Product with Subtraction on Vector Unsigned Byte Elements

Element-wise multiplication of the two right-most elements of the four elements of each of two vectors of unsigned bytes, subtracting the sum of the products from the specified 64-bit accumulator register.

Description: ac \leftarrow ac - zero_extend((GPR[rs]_{15..8} * GPR[rt]_{15..8}) + (GPR[rs]_{7..0} * GPR[rt]_{7..0}))

The two right-most elements of the four unsigned byte elements of each of registers rt and rs are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and subtracted from the specified 64-bit H/LO accumulator.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

This instruction does not set any bits in the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \mathsf{tempB}_{15..0} \leftarrow \mathsf{multiplyU8U8}(\ \mathsf{GPR}[\mathsf{rs}]_{15..8},\ \mathsf{GPR}[\mathsf{rt}]_{15..8}) \\ & \mathsf{tempA}_{15..0} \leftarrow \mathsf{multiplyU8U8}(\ \mathsf{GPR}[\mathsf{rs}]_{7..0},\ \mathsf{GPR}[\mathsf{rt}]_{7..0}) \\ & \mathsf{dotp}_{63..0} \leftarrow (\ 0^{48} \ || \ \mathsf{tempB}_{15..0}) + (\ 0^{48} \ || \ \mathsf{tempA}_{15..0}) \\ & \mathsf{tempC}_{63..0} \leftarrow (\ \mathsf{HI}[\mathsf{ac}]_{31..0} \ || \ \mathsf{LO}[\mathsf{ac}]_{31..0}) - \mathsf{dotp}_{63..0} \\ & (\ \mathsf{HI}[\mathsf{ac}]_{31..0} \ || \ \mathsf{LO}[\mathsf{ac}]_{31..0}) \leftarrow \mathsf{tempC}_{63..32} \ || \ \mathsf{tempC}_{31..0} \end{split}
```

Exceptions:

MIPSDSP-R2

31	26	25 21	20 16	15 13	12 11	10 6	5 0	1
	SPECIAL3 011111	rs	rt	0	ac	DPSX 01001	DPAQ.W.PH 110000	
	6	5	5	5	2	5	6	

Format: DPSX.W.PH ac, rs, rt

Purpose: Cross Dot Product with Subtract on Vector Integer Halfword Elements

Generate the cross dot-product of two integer halfword vector elements using full-size intermediate products and then subtract from the specified accumulator register.

Description: $ac \leftarrow ac - ((rs_{31..16} * rt_{15..0}) + (rs_{15..0} * rt_{31..16}))$

The left halfword integer value from register *rt* is multiplied with the right halfword element from register *rs* to create an integer word result. Similarly, the right halfword integer value from register *rt* is multiplied with the left halfword element from register *rs* to create the second integer word result. These two products are summed to generate the dot-product result, which is then subtracted from the specified 64-bit H/LO accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H//LO register pair of the MIPS32 architecture.

This instruction will not set any bits of the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{rcl} \texttt{tempB}_{31..0} \leftarrow (\texttt{GPR[rs]}_{31..16} & \texttt{GPR[rt]}_{15..0}) \\ \texttt{tempA}_{31..0} \leftarrow (\texttt{GPR[rs]}_{15..0} & \texttt{GPR[rt]}_{31..16}) \\ \texttt{dotp}_{32..0} \leftarrow ((\texttt{tempB}_{31}) & || & \texttt{tempB}_{31..0}) + ((\texttt{tempA}_{31}) & || & \texttt{tempA}_{31..0}) \\ \texttt{acc}_{63..0} \leftarrow (\texttt{HI[ac]}_{31..0} & || & \texttt{LO[ac]}_{31..0}) - ((\texttt{dotp}_{32})^{31} & || & \texttt{dotp}_{32..0}) \\ (\texttt{HI[ac]}_{31..0} & || & \texttt{LO[ac]}_{31..0}) \leftarrow \texttt{acc}_{63..32} & \texttt{acc}_{31..0} \end{array}
```

Exceptions:

31	26	6 25	21	20 16	15 13	12 11	10 6	5	0
	SPECIAL3 011111		size	rt	0	ac	EXTP 00010	EXTR.W 111000	
	6		5	5	3	2	5	6	

Format: EXTP rt, ac, size

Purpose: Extract Fixed Bitfield From Arbitrary Position in Accumulator to GPR

Extract *size*+1 contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension.

Description: rt ← zero_extend(ac_{pos..pos-size})

A set of *size*+1 contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 32 bits, and then written to register *rt*.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the pos field in bits 0 through 5 of the *DSPControl* register. The last bit in the set is *start_pos* - *size*, where *size* is specified in the instruction.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, accumulator ac remains unmodified.

If $start_{pos} - (size + 1) \ge -1$, the extraction is valid, otherwise the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid. Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

The values of bits 0 to 5 in the pos field of the DSPControl register are unchanged by this instruction.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

Reserved Instruction, DSP Disabled

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPSDSP

117

31	26	25 21	20 16	15 13	12 11	10 6	5 0	
	PECIAL3 011111	size	rt	0	ac	EXTPDP 01010	EXTR.W 111000	
	6	5	5	3	2	5	6	

Format: EXTPDP rt, ac, size

Purpose: Extract Fixed Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

Extract *size*+1 contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension and modifying the extraction position.

MIPSDSP

Description: $rt \leftarrow zero_extend(ac_{pos..pos-size})$; DSPControl_{pos:5..0} -= (size+1)

A set of *size*+1 contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 32 bits, then written to register *rt*.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the pos field in bits 0 through 5 of the *DSPControl* register. The position of the last bit in the extracted set is *start_pos* - *size*, where the *size* argument is specified in the instruction.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, accumulator ac remains unmodified.

If $start_pos - (size + 1) \ge -1$, the extraction is valid and the value of the pos field in the *DSPControl* register is decremented by size+1. Otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid, and the value of the pos field in the *DSPControl* register (bits 0 through 5) is not modified.

Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the DSPControl register, and 0 otherwise.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} {\rm start\_pos_{5..0}} \leftarrow {\rm DSPControl}_{{\rm pos:5..0}} \\ {\rm if} ({\rm start\_pos} - ({\rm size+1}) >= -1) {\rm then} \\ {\rm temp}_{{\rm size..0}} \leftarrow ({\rm HI}[{\rm ac}]_{31..0} \mid | {\rm LO}[{\rm ac}]_{31..0} )_{{\rm start\_pos..start\_pos-size}} \\ {\rm GPR}[{\rm rt}] \leftarrow 0^{({\rm GPRLEN-(size+1)})} \mid | {\rm temp}_{{\rm size..0}} \\ {\rm DSPControl}_{{\rm pos:5..0}} \leftarrow {\rm DSPControl}_{{\rm pos:5..0}} - ({\rm size} + 1) \\ {\rm DSPControl}_{{\rm EFI:14}} \leftarrow 0 \\ \\ {\rm else} \\ {\rm DSPControl}_{{\rm EFI:14}} \leftarrow 1 \\ {\rm GPR}[{\rm rt}] \leftarrow {\rm UNPREDICTABLE} \\ \\ {\rm endif} \end{array}
```

Exceptions:

31	26	25 21	20 16	15 13	12 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	0	ac	EXTPDPV 01011	EXTR.W 111000	
	6	5	5	3	2	5	6	-

Format: EXTPDPV rt, ac, rs

Purpose: Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

Extract a fixed number of contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension and modifying the extraction position.

Description: $rt \leftarrow zero_extend(ac_{pos..pos-GPR[rs][4:0]})$; DSPControl_{pos:5..0} -= (GPR[rs]_{4..0}+1)

A fixed number of contiguous bits are extracted from an arbitrary position in accumulator ac, zero-extended to 32 bits, then written to destination register rt. The number of bits extracted is size+1, where size is specified by the five least-significant bits in register rs, interpreted as a five-bit unsigned integer. The remaining bits in register rs are ignored.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the pos field in bits 0 through 5 of the *DSPControl* register. The position of the last bit in the extracted set is *start_pos* - *size*.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, accumulator ac remains unmodified.

If $start_pos - (size + 1) \ge -1$, the extraction is valid and the value of the pos field in the *DSPControl* register is decremented by size+1. Otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid, and the value of the pos field in the *DSPControl* register (bits 0 through 5) is not modified.

Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} {\rm start\_pos_{5..0}} \leftarrow {\rm DSPControl}_{{\rm pos:5..0}} \\ {\rm size}_{4..0} \leftarrow {\rm GPR[rs]}_{4..0} \\ {\rm if} \ ( \ {\rm start\_pos} \ - \ ({\rm size}{+}1) \ >= \ -1 \ ) \ {\rm then} \\ {\rm temp}_{{\rm size}..0} \leftarrow \ ( \ {\rm HI[ac]}_{31..0} \ || \ {\rm LO[ac]}_{31..0} \ )_{{\rm start\_pos..start\_pos}{-}{\rm size} \\ {\rm GPR[rt]} \leftarrow \ 0^{({\rm GPRLEN-(size}{+}1))} \ || \ {\rm temp}_{{\rm size}..0} \\ {\rm DSPControl}_{{\rm pos:5..0}} \leftarrow {\rm DSPControl}_{{\rm pos:5..0}} \ - \ ({\rm size} \ + \ 1) \\ {\rm DSPControl}_{{\rm EFI:14}} \leftarrow \ 0 \\ \\ {\rm else} \\ {\rm DSPControl}_{{\rm EFI:14}} \leftarrow 1 \\ {\rm GPR[rt]} \leftarrow {\rm UNPREDICTABLE} \\ {\rm endif} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

31	26	25 21	20 16	15 13	12 11	10 6	5	0
	SPECIAL3 011111	rs	rt	0	ac	EXTPV 00011	EXTR.W 111000	
	6	5	5	3	2	5	6	

Format: EXTPV rt, ac, rs

Purpose: Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR

Extract a variable number of contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension.

Description: rt ← zero_extend(ac_{pos..pos-rs[4:0]})

A variable number of contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 32 bits, then written to register *rt*. The number of bits extracted is *size*+1, where *size* is specified by the five least-significant bits in register *rs*, interpreted as a five-bit unsigned integer. The remaining bits in register *rs* are ignored.

The position of the first bit of the contiguous set to extract, *start_pos*, is specified by the pos field in bits 0 through 5 of the *DSPControl* register. The position of the last bit in the contiguous set is *start_pos* - *size*.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, accumulator ac remains unmodified.

An extraction is valid if $start_pos - (size + 1) \ge -1$; otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid. Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

The values of bits 0 to 5 in the pos field of the DSPControl register are unchanged by this instruction.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mathrm{start\_pos}_{5..0} \leftarrow \mathrm{DSPControl}_{\mathrm{pos}:5..0} \\ \mathrm{size}_{4..0} \leftarrow \mathrm{GPR[rs]}_{4..0} \\ \mathrm{if} ( \mathrm{start\_pos} - (\mathrm{size}+1) >= -1 ) \mathrm{then} \\ & \mathrm{temp}_{\mathrm{size}..0} \leftarrow ( \mathrm{HI[ac]}_{31..0} \mid | \mathrm{LO[ac]}_{31..0} )_{\mathrm{start\_pos}..\mathrm{start\_pos}-\mathrm{size}} \\ & \mathrm{GPR[rt]} \leftarrow 0^{(\mathrm{GPRLEN-(size}+1))} \mid | \mathrm{temp}_{\mathrm{size}..0} \\ & \mathrm{DSPControl}_{\mathrm{EFI:14}} \leftarrow 0 \\ \mathrm{else} \\ & \mathrm{DSPControl}_{\mathrm{EFI:14}} \leftarrow 1 \\ & \mathrm{GPR[rt]} \leftarrow \mathrm{UNPREDICTABLE} \\ \mathrm{endif} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	26	25 21	20 16	15 13	12 11	10 6	5 0)
	SPECIAL3 011111	shift	rt	0	ac	EXTR_S.H 01110	EXTR.W 111000	
	6	5	5	3	2	5	6	

Format: EXTR_S.H rt, ac, shift

Purpose: Extract Halfword Value From Accumulator to GPR With Right Shift and Saturate

Extract a halfword value from a 64-bit accumulator to a GPR with right shift and saturation.

Description: rt ← sat16(ac >> shift)

The value in the 64-bit accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 64bit value is then saturated to 16-bits, sign extended to 32 bits, and written to the destination register *rt*. The shift argument is provided in the instruction.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, ac remains unmodified.

This instruction sets bit 23 of the DSPControl register in the ouflag field if the operation results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp_{63..0} \leftarrow shiftShortAccRightArithmetic( ac, shift )
if ( temp_{63..0} > 0x0000000007FFF ) then
    temp_{31..0} \leftarrow 0x00007FFF
    DSPControl_{ouflag:23} \leftarrow 1
else if ( temp_{63..0} < 0xFFFFFFFFFFF8000 ) then
    temp_{31..0} \leftarrow 0xFFFF8000
    \text{DSPControl}_{\text{ouflag:23}} \leftarrow 1
endif
GPR[rt]_{31..0} \leftarrow temp_{31..0}
function shiftShortAccRightArithmetic( ac_{1..0}, shift_{4..0} )
    sign \leftarrow HI[ac]<sub>31</sub>
    if ( shift = 0 ) then
         \mathsf{temp}_{63..0} \leftarrow \mathsf{HI}[\mathsf{ac}]_{31..0} || \mathsf{LO}[\mathsf{ac}]_{31..0}
    else
         temp_{63..0} \leftarrow sign^{shift} || ((HI[ac]_{31..0} || LO[ac]_{31..0}) >> shift)
    endif
    if ( sign \neq \text{temp}_{31} ) then
         DSPControl_{ouflag:23} \leftarrow 1
    endif
    return temp_{63..0}
endfunction shiftShortAccRightArithmetic
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

31	26	25		21	20	16	15		13	12 11	10	6	5		0	
SPECIA 011111			shift			rt		0		ac	1	R[_RS].W 0 100 110]	-	EXTR.W 111000		
6			5			5		3		2		5		6		
Format:	EXTR[EXTR. EXTR_ EXTR_	W R.W	rt, rt,	ac,	shift										MIPS MIPS MIPS	DSP

Purpose: Extract Word Value With Right Shift From Accumulator to GPR

Extract a word value from a 64-bit accumulator to a GPR with right shift, and with optional rounding or rounding and saturation.

Description: rt ← sat32(round(ac >> shift))

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 32 least-significant bits of the shifted value are then written to the destination register *rt*.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position. The 32 least-significant bits of the rounded result are then written to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The rounded and saturated result is then written to the destination register.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, ac remains unmodified.

For all variants of the instruction, including EXTR.W, bit 23 of the *DSPControl* register is set to 1 if either of the rounded or non-rounded calculation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
EXTR.Wtemp<sub>64..0</sub> \leftarrow _shiftShortAccRightArithmetic( ac, shift )
    if (( temp<sub>64..32</sub> \neq 0 ) and ( temp<sub>64..32</sub> \neq 0xFFFFFFF )) then
        DSPControl<sub>ouflag:23</sub> \leftarrow 1
    endif
    GPR[rt]<sub>31..0</sub> \leftarrow temp<sub>32..1</sub>
    temp<sub>64..0</sub> \leftarrow temp + 1
    if (( temp<sub>64..32</sub> \neq 0 ) and ( temp<sub>64..32</sub> \neq 0xFFFFFFF )) then
        DSPControl<sub>ouflag:23</sub> \leftarrow 1
    endif

EXTR_R.W
    temp<sub>64..0</sub> \leftarrow _shiftShortAccRightArithmetic( ac, shift )
    if (( temp<sub>64..32</sub> \neq 0 ) and ( temp<sub>64..32</sub> \neq 0xFFFFFFF )) then
        DSPControl<sub>ouflag:23</sub> \leftarrow 1
    endif
```

```
if (( \texttt{temp}_{64\ldots32}\neq 0 ) and ( \texttt{temp}_{64\ldots32}\neq \texttt{0xFFFFFFF} )) then
         DSPControl_{ouflag:23} \leftarrow 1
     endif
    GPR[rt]_{31..0} \leftarrow temp_{32..1}
EXTR_RS.W
     temp_{64...0} \leftarrow \_shiftShortAccRightArithmetic( ac, shift )
    if (( \texttt{temp}_{64..32} \neq 0 ) and ( \texttt{temp}_{64..32} \neq \texttt{0xFFFFFFF} )) then
         \text{DSPControl}_{\text{ouflag:23}} \leftarrow 1
    endif
    \texttt{temp}_{64..0} \gets \texttt{temp} + 1
    if (( temp<sub>64..32</sub> \neq 0 ) and ( temp<sub>64..32</sub> \neq 0xFFFFFFFF )) then
         if (temp_{64} = 0) then
               else
              \texttt{temp}_{\texttt{32..1}} \leftarrow \texttt{0x80000000}
         endif
         \texttt{DSPControl}_{\texttt{ouflag:23}} \leftarrow \texttt{1}
     endif
    GPR[rt]_{31..0} \leftarrow temp_{32..1}
function _shiftShortAccRightArithmetic( ac_{1..0}, shift_{4..0})
    if ( shift_{4..0} = 0 ) then
         temp_{64..0} \leftarrow (HI[ac]_{31..0} || LO[ac]_{31..0} || 0)
    else
         temp_{64..0} \leftarrow ( (HI[ac]_{31})^{shift} || HI[ac]_{31..0} || LO[ac]_{31..shift-1} )
    endif
    return temp_{64..0}
endfunction _shiftShortAccRightArithmetic
```

Exceptions:

31	26	25 21	20 16	15 13	12 11	10 6	5 0)
	SPECIAL3 011111	rs	rt	0	ac	EXTRV_S.H 01111	EXTR.W 111000	
	6	5	5	3	2	5	6	

Format: EXTRV_S.H rt, ac, rs

Purpose: Extract Halfword Value Variable From Accumulator to GPR With Right Shift and Saturate

Extract a halfword value from a 64-bit accumulator to a GPR with right shift and saturation.

Description: $rt \leftarrow sat16(ac >> rs_{4..0})$

The value in the 64-bit accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 64bit value is then saturated to 16-bits and sign-extended to 32 bits before being written to the destination register *rt*. The five least-significant bits of register *rs* provide the shift argument, interpreted as a five-bit unsigned integer; the remaining bits in *rs* are ignored.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, ac remains unmodified.

This instruction sets bit 23 of the DSPControl register in the outflag field if the operation results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
 \begin{array}{l} {\rm shift}_{4..0} \leftarrow {\rm GPR[rs]}_{4..0} \\ {\rm temp}_{31..0} \leftarrow {\rm shiftShortAccRightArithmetic( ac, shift )} \\ {\rm if} ( {\rm temp}_{63..0} > 0x0000000007FFF ) {\rm then} \\ {\rm temp}_{31..0} \leftarrow 0x0007FFF \\ {\rm DSPControl}_{23} \leftarrow 1 \\ {\rm else if} ( {\rm temp}_{63..0} < 0xFFFFFFFFFFF8000 ) {\rm then} \\ {\rm temp}_{31..0} \leftarrow 0xFFFF8000 \\ {\rm DSPControl}_{23} \leftarrow 1 \\ {\rm endif} \\ {\rm GPR[rt]}_{31..0} \leftarrow {\rm temp}_{31..0} \\ \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12 11	10 6	5	0
SPECIA 01111		1	rs	rt		C)	ac	EXTRV[_RS].W 00[001 101 111]	EXTR.W 111000	
6			5	5		. 3	3	2	5	6	
Format:	EXTRV EXTRV	_R.W 1	W rt, ac, rt, ac, rt, ac,	rs							MIPSDSP MIPSDSP MIPSDSP

Purpose: Extract Word Value With Variable Right Shift From Accumulator to GPR

Extract a word value from a 64-bit accumulator to a GPR with variable right shift, and with optional rounding or rounding and saturation.

```
Description: rt \leftarrow sat32(round(ac >> rs_{5..0}))
```

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The lower 32 bits of the shifted value are then written to the destination register *rt*. The number of bits to shift is given by the five least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position. The 32 least-significant bits of the rounded result are then written to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The rounded and saturated result is then written to the destination register.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture. After the execution of this instruction, ac remains unmodified.

For all variants of the instruction, including EXTRV.W, bit 23 of the *DSPControl* register is set to 1 if either of the rounded or non-rounded calculation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

```
endif
     \texttt{temp}_{64..0} \leftarrow \texttt{temp} + 1
     if (( \texttt{temp}_{64\ldots32}\neq 0 ) and ( \texttt{temp}_{64\ldots32}\neq \texttt{0xFFFFFFF} )) then
          DSPControl_{ouflag:23} \leftarrow 1
     endif
     GPR[rt]_{31..0} \leftarrow temp_{32..1}
EXTRV_RS.W
     temp_{64..0} \leftarrow \_shiftShortAccRightArithmetic(ac, GPR[rs]_{4..0})
     if (( \texttt{temp}_{64\ldots32}\neq\texttt{0} ) and ( \texttt{temp}_{64\ldots32}\neq\texttt{0xFFFFFFF} )) then
           DSPControl_{ouflag:23} \leftarrow 1
     endif
     \texttt{temp}_{64\ldots0} \leftarrow \texttt{temp} + 1
     if (( \texttt{temp}_{64..32} \neq 0 ) and ( \texttt{temp}_{64..32} \neq \texttt{0xFFFFFFF} )) then
           if ( temp_{64} = 0 ) then
                 \texttt{temp}_{\texttt{32..1}} \leftarrow \texttt{0x7FFFFFF}
           else
                 \texttt{temp}_{\texttt{32..1}} \leftarrow \texttt{0x80000000}
           endif
           \text{DSPControl}_{\text{ouflag:23}} \leftarrow 1
     endif
     GPR[rt]_{31..0} \leftarrow temp_{32..1}
```

Exceptions:

31		26	25	21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111		rs		rt	0	0	INSV 001100	
	6		5		5	5	5	6	
	Format: IN	SV	rt, rs					MIP	SDSP

Purpose: Insert Bit Field Variable

To merge a right-justified bit field from register rs into a specified field in register rt.

Description: rt ← InsertFieldVar(rt, rs, Scount, Pos)

The DSPControl register provides the *size* value from the *Scount* field, and the *pos* value from the *Pos* field. The right-most *size* bits from register *rs* are merged into the value from register *rt* starting at bit position *pos*. The result is put back in register *rt*. These *pos* and *size* values are converted by the instruction into the fields *msb* (the most significant bit of the field), and *lsb* (least significant bit of the field), as follows:

The values of *pos* and *size* must satisfy all of the following relations, or the instruction results in UNPREDICTABLE results:

0 ≤ pos < 32 0 < size ≤ 32 0 < pos+size ≤ 32

Figure 6.1 shows the symbolic operation of the instruction.




Figure 6.1 Operation of the INSV Instruction

Restrictions:

The operation is **UNPREDICTABLE** if lsb > msb.

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

127

Operation:

```
if (lsb > msb) then

UNPREDICTABLE

endif

GPR[rt]_{31..0} \leftarrow GPR[rt]_{31..msb+1} || GPR[rs]_{msb-lsb..0} || GPR[rt]_{lsb-1..0}
```

Exceptions:

31	2	26	25	21	20	16	15	1	1	10		6	5		0
	SPECIAL3 011111		base			index		rd			LBUX 00110		0	LX 01010	
	6		5			5		5			5			6	

Format: LBUX rd, index(base)

Purpose: Load Unsigned Byte Indexed

To load a byte from memory as an unsigned value, using indexed addressing.

Description: rd ← memory[base+index]

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 8bit byte at the memory location specified by the aligned effective address are fetched, zero-extended to the GPR register length and placed in GPR *rd*.

Restrictions:

None.

Operation:

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

31	2	26	25	21	20	1	16	15		11	10		6	5		0
	SPECIAL3 011111		base			index			rd			LHX 00100			LX 1010	
	6		5			5			5			5			6	

Format: LHX rd, index(base)

Purpose: Load Halfword Indexed

To load a halfword value from memory as a signed value, using indexed addressing.

Description: rd \leftarrow memory[base+index]

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 16bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended to the length of the destination GPR, and placed in GPR *rd*.

Restrictions:

The effective address must be naturally-aligned. If the least-significant bit of the effective address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr<sub>31..0</sub> ← GPR[index]<sub>31..0</sub> + GPR[base]<sub>31..0</sub>
if (vAddr<sub>0</sub>≠0) then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
halfword<sub>GPRLEN..0</sub> ← LoadMemory(CCA, HALFWORD, pAddr, vAddr, DATA)
GPR[rd]<sub>31..0</sub> ← sign_extend(halfword<sub>15..0</sub>)
```

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	base	index	rd	LWX 00000	LX 001010
	6	5	5	5	5	6

Format: LWX rd, index(base)

Purpose: Load Word Indexed

To load a word value from memory as a signed value, using indexed addressing.

Description: rd \leftarrow memory[base+index]

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 32bit word at the memory location specified by the aligned effective address are fetched and placed in GPR *rd*.

Restrictions:

The effective address must be naturally-aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

Operation:

```
vAddr<sub>31..0</sub> ← GPR[index]<sub>31..0</sub> + GPR[base]<sub>31..0</sub>
if (vAddr<sub>1..0</sub>≠0<sup>2</sup>) then
  SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
memword<sub>GPRLEN..0</sub> ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
GPR[rd]<sub>31..0</sub> ← memword<sub>31..0</sub>
```

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

31	26	5 25 21	20 16	15 13	12 11	10 6	5 0	_
	SPECIAL2 011100	rs	rt	0	ac	0	MADD 000000	
	6	5	5	3	2	5	6	-

Format: MADD ac, rs, rt

Purpose: Multiply Word and Add to Accumulator

To multiply two 32-bit integer words and add the 64-bit result to the specified accumulator.

Description: (HI[ac]||LO[ac]) \leftarrow (HI[ac]||LO[ac]) + (rs_{31.0} * rt_{31.0})

The 32-bit signed integer word in register *rs* is multiplied by the corresponding 32-bit signed integer word in register *rt* to produce a 64-bit result. The 64-bit product is added to the specified 64-bit accumulator.

These special registers H and LO are specified by the value of ac. When ac=0, this refers to the original HI/LO register pair of the MIPS32 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPS32,MIPSDSP-R2

31	26	25	21	20	16	15	13	3	12 '	11	10	6	5		0
SPECIAL2 011100		rs		rt			0		ac		0			MADDU 000001	
6		5		5			3		2		5			6	

Format: MADDU ac, rs, rt

Purpose: Multiply Unsigned Word and Add to Accumulator

To multiply two 32-bit unsigned integer words and add the 64-bit result to the specified accumulator.

Description: (HI[ac]||LO[ac]) \leftarrow (HI[ac]||LO[ac]) + (rs_{31.0} * rt_{31.0})

The 32-bit unsigned integer word in register *rs* is multiplied by the corresponding 32-bit unsigned integer word in register *rt* to produce a 64-bit result. The 64-bit product is added to the specified 64-bit accumulator.

These special registers HI and LO are specified by the value of *ac*. When *ac*=0, this refers to the original HI/LO register pair of the MIPS32 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MIPS32,MIPSDSP-R2

	31	26	25	21	20	16	15	13	12	11	10 6	5	()
	SPECIAI 011111		rs		rt		C		ac		MAQ_S[A].W.PHL 10x00		DPAQ.W.PH 110000	
-	6		5		5		3		2		5		6	
	Format:	MAQ_S	S[A].W.PHI S.W.PHL SA.W.PHL	ac,										IPSDSP IPSDSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 64-bit accumulator, with optional saturating accumulation.

Description: ac \leftarrow sat32(ac + sat32(rs_{31..16} * rt_{31..16}))

The left-most Q15 fractional halfword values from the paired halfword vectors in each of registers *rt* and *rs* are multiplied together, and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 64-bit Q32.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the minimum negative Q31 fractional format value (0x80000000), sign-extended to 64 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original H//LO register pair of the MIPS32 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{MAQ\_S.W.PHL} \\ \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{31..16}, GPR[rt]_{31..16})} \\ \text{tempB}_{63..0} \leftarrow (\text{HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0}) + ((\text{tempA}_{31})^{32} \mid \mid \text{tempA}_{31..0}) \\ (\text{HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0}) \leftarrow \text{tempB}_{63..32} \mid \mid \text{tempB}_{31..0} \end{array}
\begin{array}{l} \text{MAQ\_SA.W.PHL} \\ \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]}_{31..16}, \text{GPR[rt]}_{31..16}) \\ \text{tempA}_{31..0} \leftarrow \text{sat32AccumulateQ31(ac, temp)} \\ \text{tempB}_{63..0} \leftarrow (\text{tempA}_{31})^{32} \mid \mid \text{tempA}_{31..0} \\ (\text{HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0}) \leftarrow \text{tempB}_{63..32} \mid \mid \text{tempB}_{31..0} \end{array}
\begin{array}{l} \text{function sat32AccumulateQ31(acc_{1..0}, a_{31..0})} \\ \text{sign}_{A} \leftarrow a_{31} \\ \text{temp}_{63..0} \leftarrow \text{HI[acc]}_{31..0} \mid \mid \text{LO[acc]}_{31..0} \\ \text{temp}_{63..0} \leftarrow \text{temp} + ((\text{sign}_{A})^{32} \mid \mid a_{31..0}) \end{array}
```

```
if ( temp<sub>32</sub> \neq temp<sub>31</sub> ) then

if ( temp<sub>32</sub> = 0 ) then

temp<sub>31..0</sub> \leftarrow 0x80000000

else

temp<sub>31..0</sub> \leftarrow 0x7FFFFFFF

endif

DSPControl<sub>ouflag:16+acc</sub> \leftarrow 1

endif

return temp<sub>31..0</sub>

endfunction sat32AccumulateQ31
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA version of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31		26	25 2	20	16	1	5	13	12 1	1 10	6	5	(D
	SPECIAL3 011111		rs		rt		0		ac	M	AQ_S[A].W.PHR 10x10		DPAQ.W.PH 110000	
	6		5	-	5		3		2	_	5		6	
	-	Q_S	[A].W.PHR .W.PHR ac, A.W.PHR ac,	-										IPSDSP IPSDSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 64-bit accumulator, with optional saturating accumulation.

Description: ac \leftarrow sat32(ac + sat32(rs_{15..0} * rt_{15..0}))

The right-most Q15 fractional halfword values from each of the registers *rt* and *rs* are multiplied together and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 64-bit Q32.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the minimum negative Q31 fractional format value (0x80000000), sign-extended to 64 bits.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{MAQ\_S.W.PHR} \\ & \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{15..0}, GPR[rt]_{15..0})} \\ & \text{tempB}_{63..0} \leftarrow (\text{HI}[ac]_{31..0} \mid \mid \text{LO}[ac]_{31..0}) + ((\text{tempA}_{31})^{32} \mid \mid \text{tempA}_{31..0}) \\ & (\text{HI}[ac]_{31..0} \mid \mid \text{LO}[ac]_{31..0}) \leftarrow \text{tempB}_{63..32} \mid \mid \text{tempB}_{31..0} \end{array}
\begin{array}{l} \text{MAQ\_SA.W.PHR} \\ & \text{tempA}_{31..0} \leftarrow \text{multiplyQ15Q15(ac, GPR[rs]_{15..0}, GPR[rt]_{15..0})} \\ & \text{tempA}_{31..0} \leftarrow \text{sat32AccumulateQ31(ac, temp)} \\ & \text{tempB}_{63..0} \leftarrow (\text{tempA}_{31})^{32} \mid \mid \text{tempA}_{31..0} \end{array}
```

Exceptions:

Programming Notes:

The MAQ_SA version of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31		26	25	23	22	21	20	16	15		11	10	6	5	0
	SPECIAL 000000		0		a	ic	0	1		rd		0		MFHI 010000	
	6		3			2	5			5		5		6	

Format: MFHI rd, ac

MIPS32, MIPSDSP

Purpose: Move from HI register

To copy the special purpose *HI* register to a GPR.

Description: rd ← HI[ac]_{31..0}

The HI part of accumulator *ac* is copied to the general-purpose register *rd*. The HI part of the accumulator is defined to be bits 32 through 63 of the DSP ASE accumulator register.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $GPR[rd]_{31..0} \leftarrow HI[ac]_{31..0}$

Exceptions:

31	2	26	25 23	22	21	20	16	15	1	1	10	6	5	0
	SPECIAL 000000		0	a	c	0			rd		0		MFLO 010010	
	6		3		2	5			5		5		6	

Format: MFLO rd, ac

MIPS32, MIPSDSP

Purpose: Move from LO register

To copy the special purpose LO register to a GPR.

Description: rd ← LO[ac]_{31..0}

The LO part of accumulator *ac* is copied to the general-purpose register *rd*. The LO part of the accumulator is defined to be bits 0 through 31 of the DSP ASE accumulator register.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $GPR[rd]_{31..0} \leftarrow LO[ac]_{31..0}$

Exceptions:

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

MIPSDSP

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	rd	MODSUB 10010	ADDU.QB 010000
	6	5	5	5	5	6

Format: MODSUB rd, rs, rt

Purpose: Modular Subtraction on an Index Value

Do a modular subtraction on a specified index value, using the specified decrement and modular roll-around values.

Description: $rd \leftarrow (GPR[rs] == 0 ? zero_extend(GPR[rt]_{23..8}) : GPR[rs] - GPR[rt]_{7..0})$

The 32-bit value in register *rs* is compared to the value zero. If it is zero, then the index value has reached the bottom of the buffer and must be rolled back around to the top of the buffer. The index value of the top element of the buffer is obtained from bits 8 through 23 in register *rt*; this value is zero-extended to 32 bits and written to destination register *rd*.

If the value of register *r*S is not zero, then it is simply decremented by the size of the elements in the buffer. The size of the elements, in bytes, is specified by bits 0 through 7 of register *rt*, interpreted as an unsigned integer.

This instruction does not modify the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \deg r_{7..0} \leftarrow \mbox{GPR[rt]}_{7..0} \\ \mbox{lastindex}_{15..0} \leftarrow \mbox{GPR[rt]}_{23..8} \\ \mbox{if ( GPR[rs]}_{15..0} = 0x0000 ) \mbox{ then} \\ \mbox{temp}_{15..0} \leftarrow \mbox{lastindex}_{15..0} \\ \mbox{else} \\ \mbox{temp}_{15..0} \leftarrow \mbox{GPR[rs]}_{15..0} \mbox{-} \mbox{decr} \\ \mbox{endif} \\ \mbox{GPR[rd]}_{31..0} \leftarrow \mbox{0}^{(\mbox{GPRLEN-16})} \ || \ \mbox{temp}_{15..0} \end{array}
```

Exceptions:

31	26	5 25 21	20 16	15 13	12 11	10 6	5 0	
	SPECIAL2 011100	rs	rt	0	ac	0	MSUB 000100	
	6	5	5	3	2	5	6	-

Format: MSUB ac, rs, rt

Purpose: Multiply Word and Subtract from Accumulator

To multiply two 32-bit integer words and subtract the 64-bit result from the specified accumulator.

Description: (HI[ac]||LO[ac]) \leftarrow (HI[ac]||LO[ac]) - (rs_{31.0} * rt_{31.0})

The 32-bit signed integer word in register *rs* is multiplied by the corresponding 32-bit signed integer word in register *rt* to produce a 64-bit result. The 64-bit product is subtracted from the specified 64-bit accumulator.

These special registers H and LO are specified by the value of ac. When ac=0, this refers to the original HI/LO register pair of the MIPS32 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MIPS32,MIPSDSP-R2

31	26	25	21	20	16	15	1:	3	12 1	1	10	6	5		0
SPECIAL2 011100		rs		rt			0		ac		0			MSUBU 000101	
6		5		5			3		2		5			6	

Format: MSUBU ac, rs, rt

Purpose: Multiply Unsigned Word and Add to Accumulator

To multiply two 32-bit unsigned integer words and subtract the 64-bit result from the specified accumulator.

Description: (HI[ac]||LO[ac]) \leftarrow (HI[ac]||LO[ac]) - (rs_{31.0} * rt_{31.0})

The 32-bit unsigned integer word in register *rs* is multiplied by the corresponding 32-bit unsigned integer word in register *rt* to produce a 64-bit result. The 64-bit product is subtracted from the specified 64-bit accumulator.

These special registers HI and LO are specified by the value of ac. When ac=0, this refers to the original HI/LO register pair of the MIPS32 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MIPS32,MIPSDSP-R2

31	26	25 21	20 13	12 11	10 6	5 0
	SPECIAL 000000	rs	0	ac	0	MTHI 010001
	6	5	8	2	5	6

Format: MTHI rs, ac

MIPS32, MIPSDSP

Purpose: Move to HI register

To copy a GPR to the special purpose *HI* part of the specified accumulator register.

Description: HI[ac] ← GPR[rs]_{31..0}

The source register rs is copied to the HI part of accumulator ac. The HI part of the accumulator is defined to be bits 32 to 63 of the DSP ASE accumulator register.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

A computed result written to the *HI/LO* pair by DIV, DIVU, DDIV, DDIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either HI or LO. Note that this restriction only applies to the original *HI/LO* accumulator pair, and does not apply to the new accumulators, *ac1*, *ac2*, and *ac3*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are **UNPREDICTABLE**. The following example shows this illegal situation:

MULT r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTHI r6
... # code not containing mflo
MFLO r3 # this mflo would get an UNPREDICTABLE value

Operation:

 $HI[ac] \leftarrow GPR[rs]_{31..0}$

Exceptions:

31	26	25 21	20 13	12 11	10 6	5 (0
	SPECIAL3 011111	rs	0	ac	MTHLIP 11111	EXTR.W 111000	
	6	5	8	2	5	6	

Format: MTHLIP rs, ac

Purpose: Copy LO to HI and a GPR to LO and Increment Pos by 32

Copy the LO part of an accumulator to the HI part, copy a GPR to LO, and increment the pos field in the DSPControl register by 32.

Description: ac \leftarrow LO[ac]_{31.0} || GPR[rs]_{31.0}; DSPControl_{pos:5.0} += 32

The 32 least-significant bits of the specified accumulator are copied to the most-significant 32 bits of the same accumulator. Then the 32 least-significant bits of register *rs* are copied to the least-significant 32 bits of the accumulator. The instruction then increments the value of bits 0 through 5 of the *DSPControl* register (the pos field) by 32.

The result of this instruction is **UNPREDICTABLE** if the value of the pos field before the execution of the instruction is greater than 32.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	26	25 21	20 13	12 11	10 6	5 0	
	SPECIAL 000000	rs	0	ac	0	MTLO 010011	
	6	5	8	2	5	6	

Format: MTLO rs, ac

MIPS32,MIPSDSP

Purpose: Move to LO register

To copy a GPR to the special purpose LO part of the specified accumulator register.

Description: LO[ac] \leftarrow GPR[rs]_{31.0}

The source register *rs* is copied to the *LO* part of accumulator *ac*. The *LO* part of the accumulator is defined to be bits 0 to 32 of the DSP ASE accumulator register.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

A computed result written to the *HI/LO* pair by DIV, DIVU, DDIV, DDIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either HI or LO. Note that this restriction only applies to the original *HI/LO* accumulator pair, and does not apply to the new accumulators, *ac1*, *ac2*, and *ac3*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are **UNPREDICTABLE**. The following example shows this illegal situation:

MULT r2,r4	<pre># start operation that will eventually write to HI,LO</pre>
	# code not containing mfhi or mflo
MTHI r6	
	# code not containing mflo
MFLO r3	# this mflo would get an UNPREDICTABLE value

Operation:

 $LO[ac]_{31..0} \leftarrow GPR[rs]_{31..0}$

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	rd	MUL.PH 011x0	MUL.PH 011000	
	6	5	5	5	5	6	
F	ormat: MUL[_ MUL.P MUL_S	H rd, rs,				MIPSDS MIPSDS	

Purpose: Multiply Vector Integer HalfWords to Same Size Products

Multiply two vector halfword values.

Description: $rd \leftarrow (rs_{31..16} * rt_{31..16}) || (rs_{15..0} * rt_{15..0})$

Each of the two integer halfword elements in register *r*s is multiplied by the corresponding integer halfword element in register *rt* to create a 32-bit signed integer intermediate result.

In the non-saturation version of the instruction, the 16 least-significant bits of each 32-bit intermediate result are written to the corresponding vector element in destination register *rd*.

In the saturating version of the instruction, intermediate results that cannot be represented in 16 bits are clipped to either the maximum positive 16-bit value (0x7FFF hexadecimal) or the minimum negative 16-bit value (0x8000 hexadecimal), depending on the sign of the intermediate result. The saturated results are then written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base H//LO pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, are unchanged.

In the saturating instruction variant, if either multiplication results in an overflow or underflow, the instruction writes a 1 to bit 21 in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
MUL.PH
    tempB_{31..0} \leftarrow GPR[rs]_{31..16} * GPR[rt]_{31..16}
    tempA_{31..0} \leftarrow GPR[rs]_{15..0} * GPR[rt]_{15..0}
    GPR[rd]_{..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
    HI_{..0} \leftarrow UNPREDICTABLE
    MUL_S.PH
    \texttt{tempB}_{31..0} \leftarrow \texttt{sat16MultiplyI16I16( GPR[rs]_{31..16}, GPR[rt]_{31..16} )}
    \texttt{tempA}_{31..0} \leftarrow \texttt{sat16MultiplyI16I16(GPR[rs]_{15..0}, GPR[rt]_{15..0})}
    GPR[rd]_{..0} \leftarrow tempB_{15..0} || tempA_{15..0}
    HI_{...0} \leftarrow UNPREDICTABLE
    LO_{..0} \leftarrow UNPREDICTABLE
function satMultiplyI16I16( a_{15..0}, b_{15..0} )
     temp_{31..0} \leftarrow a_{15..0} * b_{15..0}
     if (temp<sub>31..0</sub> > 0x7FFF) then
         temp_{31..0} \leftarrow 0x00007FFF
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

```
\begin{array}{c} \text{DSPControl}_{\text{ouflag:21}} \leftarrow 1\\ \text{else}\\ & \text{if (temp_{31..0} < 0xFFFF8000) then}\\ & \text{temp}_{31..0} \leftarrow 0xFFFF8000\\ & \text{DSPControl}_{\text{ouflag:21}} \leftarrow 1\\ & \text{endif}\\ & \text{endif}\\ & \text{return temp}_{15..0}\\ \text{endfucntion satMultiplyI16I16} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that upon the after a GPR-targeting multiply instruction such as MUL, the contents of HI and LO are **UNPREDICTABLE**. To stay compliant with the base architecture, this multiply instruction states the same requirement. But this requirement does not apply to the new accumulators *ac1-ac3* and hence a programmer must save the value in *ac0* (which is the same as HI and LO) across a GPR-targeting multiply instruction, it needed, while the values in *ac1-ac3* do not need to be saved.

31	26	25 21	20 16	15 11	10 6	5	0
	CIAL3 1111	rs	rt	rd	MULEQ_S.W.PHL 11100	ADDU.QB 010000	
<u>.</u>	6	5	5	5	5	6	

Format: MULEQ_S.W.PHL rd, rs, rt

Purpose: Multiply Vector Fractional Left Halfwords to Expanded Width Products

Multiply two Q15 fractional halfword values to produce a Q31 fractional word result, with saturation.

Description: $rd \leftarrow sat32(rs_{31..16} * rt_{31..16})$

The left-most Q15 fractional halfword value from the paired halfword vector in register rs is multiplied by the corresponding Q15 fractional halfword value from register rt. The result is left-shifted one bit position to create a Q31 format result and written into the destination register rd. If both input values are -1.0 in Q15 format (0x8000 in hexadecimal) the result is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF in hexadecimal) before being written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base $H \parallel LO$ pair (accumulator ac0) UNPRE-DICTABLE after the operation completes. The other DSP ASE accumulators, ac1, ac2, and ac3 are unmodified.

If the result is saturated, this instruction writes a 1 to bit 21 in the ouflag field of the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \texttt{temp}_{31..0} \leftarrow \texttt{multiplyQ15Q15( GPR[rs]_{31..16}, GPR[rt]_{31..16} )} \\ \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{31..0} \\ \texttt{HI[0]}_{31..0} \leftarrow \texttt{UNPREDICTABLE} \\ \texttt{LO[0]}_{31..0} \leftarrow \texttt{UNPREDICTABLE} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEQ_S.W.PHL, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULEQ_S.W.PHL instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26	25 21	20 16	15 11	10 6	5	0
2	SPECIAL3 011111	rs	rt	rd	MULEQ_S.W.PHR 11101	ADDU.QB 010000	
	6	5	5	5	5	6	

Format: MULEQ_S.W.PHR rd, rs, rt

Purpose: Multiply Vector Fractional Right Halfwords to Expanded Width Products

Multiply two Q15 fractional halfword values to produce a Q31 fractional word result, with saturation.

Description: $rd \leftarrow sat32(rs_{15..0} * rt_{15..0})$

The right-most Q15 fractional halfword value from register *rs* is multiplied by the corresponding Q15 fractional halfword value from register *rt*. The result is left-shifted one bit position to create a Q31 format result and written into the destination register *rd*. If both input values are -1.0 in Q15 format (0x8000 in hexadecimal) the result is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF in hexadecimal) before being written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base $H \parallel LO$ pair (accumulator ac0) UNPRE-DICTABLE after the operation completes. The other DSP ASE accumulators, ac1, ac2, and ac3 are unmodified.

If the result is saturated, this instruction writes a 1 to bit 21 in the ouflag field of the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \texttt{temp}_{31..0} \leftarrow \texttt{multiplyQ15Q15( GPR[rs]_{15..0}, GPR[rt]_{15..0} )} \\ \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{31..0} \\ \texttt{HI[0]}_{31..0} \leftarrow \texttt{UNPREDICTABLE} \\ \texttt{LO[0]}_{31..0} \leftarrow \texttt{UNPREDICTABLE} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEQ_S.W.PHR, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULEQ_S.W.PHR instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26 2	25 21	20 16	15 11	10 6	5 0	D
SPECIAL 011111	3	rs	rt	rd	MULEU_S.PH.QBL 00110	ADDU.QB 010000	
6		5	5	5	5	6	

Format: MULEU_S.PH.QBL rd, rs, rt

Purpose: Multiply Unsigned Vector Left Bytes by Halfwords to Halfword Products

Multiply two left-most unsigned byte vector elements in a byte vector by two unsigned halfword vector elements to produce two unsigned halfword results, with saturation.

```
Description: rd \leftarrow sat16(rs_{31..24} * rt_{31..16}) || sat16(rs_{23..16} * rt_{15..0})
```

The two left-most unsigned byte elements in a four-element byte vector in register *rs* are multiplied as unsigned integer values with the four corresponding unsigned halfword elements from register *rt*. The eight most-significant bits of each 24-bit result are discarded, and the remaining 16 least-significant bits are written to the corresponding elements in halfword vector register *rd*. The instruction saturates the result to the maximum positive value (0xFFFF hexadecimal) if any of the discarded bits from each intermediate result are non-zero.

To stay compliant with the base architecture, this instruction leaves the base $H \parallel LO$ pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If either result is saturated this instruction writes a 1 to bit 21 in the DSPControl register in the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{15..0} \leftarrow \text{multiplyU8U16( GPR[rs]_{31..24}, GPR[rt]_{31..16} )} \\ & \text{tempA}_{15..0} \leftarrow \text{multiplyU8U16( GPR[rs]_{23..16}, GPR[rt]_{15..0} )} \\ & \text{GPR[rd]_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \\ & \text{HI[0]_{31..0} \leftarrow \textbf{UNPREDICTABLE} \\ & \text{LO[0]_{31..0} \leftarrow \textbf{UNPREDICTABLE} \\ & \text{function multiplyU8U16( a}_{7..0}, b_{15..0} ) \\ & \text{temp}_{25..0} \leftarrow (0 \mid \mid a) * (0 \mid \mid b) \\ & \text{if ( temp}_{25..16} > 0x00 ) \text{ then} \\ & \text{temp}_{25..0} \leftarrow 0^{10} \mid \mid 0xFFFF \\ & \text{DSPControl}_{ouflag:21} \leftarrow 1 \\ & \text{endif} \\ & \text{return temp}_{15..0} \\ & \text{endfunction multiplyU8U16} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEU_S.PH.QBL, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULEU_S.PH.QBL instruction.

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26 25	21	20 16	15 11	I 10 6	5	0
SPECIAL3 011111		rs	rt	rd	MULEU_S.PH.QBR 00111	ADDU.QB 010000	
6	L	5	5	5	5	6	

Format: MULEU_S.PH.QBR rd, rs, rt

Purpose: Multiply Unsigned Vector Right Bytes with halfwords to Half Word Products

Element-wise multiplication of unsigned byte elements with corresponding unsigned halfword elements, with saturation.

```
Description: rd \leftarrow sat16(rs_{15..8} * rt_{31..16}) || sat16(rs_{7..0} * rt_{15..0})
```

The two right-most unsigned byte elements in a four-element byte vector in register *rs* are multiplied as unsigned integer values with the corresponding right-most 16-bit unsigned values from register *rt*. Each result is clipped to preserve the 16 least-significant bits and written back into the respective halfword element positions in the destination register *rd*. The instruction saturates the result to the maximum positive value (0xFFFF hexadecimal) if any of the clipped bits are non-zero.

To stay compliant with the base architecture, this instruction leaves the base H//LO pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* must be unmodified.

This instruction writes a 1 to bit 21 in the ouflag field in the *DSPControl* register if either multiplication results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \texttt{tempB}_{15..0} \leftarrow \texttt{multiplyU8U16(GPR[rs]_{15..8}, GPR[rt]_{31..16})} \\ & \texttt{tempA}_{15..0} \leftarrow \texttt{multiplyU8U16(GPR[rs]_{7..0}, GPR[rt]_{15..0})} \\ & \texttt{GPR[rd]} \leftarrow \texttt{tempB}_{15..0} \mid \mid \texttt{tempA}_{15..0} \\ & \texttt{HI[0]}_{31..0} \leftarrow \texttt{UNPREDICTABLE} \\ & \texttt{LO[0]}_{31..0} \leftarrow \texttt{UNPREDICTABLE} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEU_S.QH.QBR, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULEU_S.QH.QBR instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26	6 25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	rd	MULQ_RS.PH 11111	ADDU.QB 010000
	6	5	5	5	5	6

Format: MULQ_RS.PH rd, rs, rt

Purpose: Multiply Vector Fractional Halfwords to Fractional Halfword Products

Multiply Q15 fractional halfword vector elements with rounding and saturation to produce two Q15 fractional halfword results.

Description: $rd \leftarrow rndQ15(rs_{31..16} * rt_{31..16}) || rndQ15(rs_{15..0} * rt_{15..0})$

The two Q15 fractional halfword elements from register *rs* are separately multiplied by the corresponding Q15 fractional halfword elements from register *rt* to produce 32-bit intermediate results. Each intermediate result is left-shifted by one bit position to produce a Q31 fractional value, then rounded by adding 0x00008000 hexadecimal. The rounded intermediate result is then truncated to a Q15 fractional value and written to the corresponding position in destination register *rd*.

If the two input values to either multiplication are both -1.0 (0x8000 in hexadecimal), the final halfword result is saturated to the maximum positive Q15 value (0x7FFF in hexadecimal) and rounding and truncation are not performed.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* must be unmodified.

If either result is saturated this instruction writes a 1 to bit 21 in the DSPControl register in the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempB}_{15..0} \leftarrow \text{rndQ15MultiplyQ15Q15( GPR[rs]_{31..16}, GPR[rt]_{31..16})} \\ & \text{tempA}_{15..0} \leftarrow \text{rndQ15MultiplyQ15Q15( GPR[rs]_{15..0}, GPR[rt]_{15..0})} \\ & \text{GPR[rd]_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \\ & \text{HI[0]_{31..0} \leftarrow \text{UNPREDICTABLE} \\ & \text{LO[0]_{31..0} \leftarrow \text{UNPREDICTABLE} \\ & \text{function rndQ15MultiplyQ15Q15( a_{15..0}, b_{15..0} )} \\ & \text{if (( a_{15..0} = 0 \times 8000 ) and ( b_{15..0} = 0 \times 8000 )) then} \\ & \text{temp}_{31..0} \leftarrow 0 \times 7FFF0000 \\ & \text{DSPControl}_{ouflag:21} \leftarrow 1 \\ & \text{else} \\ & \text{temp}_{31..0} \leftarrow ( a_{15..0} * b_{15..0} ) << 1 \\ & \text{temp}_{31..0} \leftarrow \text{temp}_{31..0} + 0 \times 00008000 \\ & \text{endif} \\ & \text{return temp}_{31..16} \\ & \text{endfunction rndQ15MultiplyQ15Q15} \end{split}
```

Exceptions:

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_RS.PH, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULQ_RS.PH instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

MIPSDSP-R2

31	26	25 21	20 16	15 11	10 6	5	0
	SPECIAL3 011111	rs	rt	rd	MULQ_S 11110	ADDU.QB 010000	
	6	5	5	5	5	6	

Format: MULQ_S.PH rd, rs, rt

Purpose: Multiply Vector Fractional Half-Words to Same Size Products

Multiply two vector fractional Q15 values to create a Q15 result, with saturation.

Description: $rd \leftarrow sat16(rs_{31..16} * rt_{31..16}) || sat16(rs_{15..0} * rt_{15..0})$

The two vector fractional Q15 values in register *r*s are multiplied with the corresponding elements in register *rt* to produce two 32-bit products. Each product is left-shifted by one bit position to create a Q31 fractional word intermediate result. The two 32-bit intermediate results are then each truncated by discarding the 16 least-significant bits of each result, and the resulting Q15 fractional format halfwords are then written to the corresponding positions in destination register *rd*. For each halfword result, if both input multiplicands are equal to -1 (0x8000 hexadecimal), the final halfword result is saturated to the maximum positive Q15 value (0x7FFF hexadecimal).

To stay compliant with the base architecture, this instruction leaves the base *H*//*LO* pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, must be untouched.

This instruction, on an overflow or underflow of any one of the two vector operation, writes bit 21 in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply

instruction, MULQ_S.PH, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULQ_S.PH instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

MIPSDSP-R2

31	26	25 21	20 16	15 11	10 6	5	0
	CIAL3 1111	rs	rt	rd	MULQ_RS.W 10111	MUL.PH 011000	
	6	5	5	5	5	6	

Format: MULQ_RS.W rd, rs, rt

Purpose: Multiply Fractional Words to Same Size Product with Saturation and Rounding

Multiply fractional Q31 word values, with saturation and rounding.

Description: $rd \leftarrow round(sat32(rs_{31..0} * rt_{31..0}))$

The Q31 fractional format words in registers *rs* and *rt* are multiplied together and the product shifted left by one bit position to create a 64-bit fractional format intermediate result. The intermediate result is rounded up by adding a 1 at bit position 31, and then truncated by discarding the 32 least-significant bits to create a 32-bit fractional format result. The result is then written to destination register *rd*.

If both input multiplicands are equal to -1 (0x80000000 hexadecimal), rounding is not performed and the maximum positive Q31 fractional format value (0x7FFFFFF hexadecimal) is written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base H//LO pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, are unchanged.

This instruction, on an overflow or underflow of the operation, writes a 1 to bit 21 in the DSPControl register in the outflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
if ( GPR[rs]_{31..0} = 0x8000000 ) and ( GPR[rt]_{31..0} = 0x8000000 ) then

temp_{31..0} \leftarrow 0x7FFFFFF

DSPControl_{ouflag:21} \leftarrow 1

else

temp_{63..0} \leftarrow ( GPR[rs]_{31..0} * GPR[rt]_{31..0} ) << 1

temp_{63..0} \leftarrow temp_{63..0} + ( 0^{32} || 0x8000000 )

endif

GPR[rd]_{31..0} \leftarrow temp_{63..32}

HI[0]_{31..0} \leftarrow UNPREDICTABLE

LO[0]_{31..0} \leftarrow UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_RS.W, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULQ_RS.W instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

Format: MULQ_S.W rd, rs, rt

Purpose: Multiply Fractional Words to Same Size Product with Saturation

Multiply two Q31 fractional format word values to create a fractional Q31 result, with saturation.

Description: $rd \leftarrow sat32(rs_{31..0} * rt_{31..0})$

The Q31 fractional format words in registers *r*s and *rt* are multiplied together to create a 64-bit fractional format intermediate result. The intermediate result is left-shifted by one bit position, and then truncated by discarding the 32 least-significant bits to create a Q31 fractional format result. This result is then written to destination register *rd*.

If both input multiplicands are equal to -1 (0x80000000 hexadecimal), the product is clipped to the maximum positive Q31 fractional format value (0x7FFFFFF hexadecimal), and written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base H//LO pair (accumulator *ac0*) **UNPRE-DICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, are unchanged.

This instruction, on an overflow or underflow of the operation, writes a 1 to bit 21 in the DSPControl register in the outflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
if ( GPR[rs]_{31..0} = 0x8000000 ) and ( GPR[rt]_{31..0} = 0x8000000 ) then

temp_{31..0} \leftarrow 0x7FFFFFF

DSPControl_{ouflag:21} \leftarrow 1

else

temp_{63..0} \leftarrow ( GPR[rs]_{31..0} * GPR[rt]_{31..0} ) << 1

endif

GPR[rd]_{31..0} \leftarrow temp_{63..32}

HI[0]_{31..0} \leftarrow UNPREDICTABLE

LO[0]_{31..0} \leftarrow UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS32 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_S.W, has the same requirement. Software must save and restore the *acO* register if the previous value in the *acO* register is needed following the MULQ_S.W instruction.

Note that the requirement on HI and LO does not apply to the new accumulator registers ac1, ac2, and ac3; as a result, the values in these accumulators need not be saved.

MIPSDSP-R2

31	26	25	21	20	16	15	13	12	11	10 6	5		0
SPECIAL3 011111		rs		rt		C)	a	c	MULSA.W.PH 00010		DPAQ.W.PH 110000	
 6		5		5		3		2	2	5		6	

Format: MULSA.W.PH ac, rs, rt

Purpose: Multiply and Subtract Vector Integer Halfword Elements and Accumulate

To multiply and subtract two integer vector elements using full-size intermediate products, accumulating the result into the specified accumulator.

Description: $ac \leftarrow ac + ((rs_{31..16} * rt_{31..16}) - (rs_{15..0} * rt_{15..0}))$

Each of the two halfword integer elements from register *rt* are multiplied by the corresponding elements in *rs* to create two word results. The right-most result is subtracted from the left-most result to generate the intermediate result, which is then added to the specified 64-bit accumulator.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H//LO register pair of the MIPS32 architecture.

This instruction does not set any bits of the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{rcl} tempB_{31..0} \leftarrow & (GPR[rs]_{31..16} & * GPR[rt]_{31..16}) \\ tempA_{31..0} \leftarrow & (GPR[rs]_{15..0} & * GPR[rt]_{15..0}) \\ dotp_{32..0} \leftarrow & ( & (tempB_{31}) & || & tempB_{31..0} & ) & - & ( & (tempA_{31}) & || & tempA_{31..0} & ) \\ acc_{63..0} \leftarrow & ( & HI[ac]_{31..0} & || & LO[ac]_{31..0} & ) & + & ( & (dotp_{32})^{31} & || & dotp_{32..0} & ) \\ ( & HI[ac]_{31..0} & || & LO[ac]_{31..0} & ) & \leftarrow & acc_{63..32} & || & acc_{31..0} & \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

31	26	25 21	20 16	15 13	12 11	10 6	5 0	0
	SPECIAL3 011111	rs	rt	0	ac	MULSAQ_S.W.PH 00110	DPAQ.W.PH 110000	
	6	5	5	3	2	5	6	

Format: MULSAQ_S.W.PH ac, rs, rt

Purpose: Multiply And Subtract Vector Fractional Halfwords And Accumulate

Multiply and subtract two Q15 fractional halfword vector elements using full-size intermediate products, accumulating the result from the specified accumulator, with saturation.

Description: ac \leftarrow ac + (sat32(rs_{31..16} * rt_{31..16}) - sat32(rs_{15..0} * rt_{15..0}))

The two corresponding Q15 fractional values from registers rt and rs are multiplied together and left-shifted by 1 bit to generate two Q31 fractional format intermediate products. If the input multiplicands to either of the multiplications are both -1.0 (0x8000 hexadecimal), the intermediate result is saturated to 0x7FFFFFFF hexadecimal.

The two intermediate products (named left and right) are summed with alternating sign to create a sum-of-products, i.e., the sign of the right product is negated before summation. The sum-of-products is then sign-extended to 64 bits and accumulated into the specified 64-bit accumulator, producing a Q32.31 result.

The value of ac can range from 0 to 3; a value of 0 refers to the original H/LO register pair of the MIPS32 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mathsf{tempB}_{31..0} \leftarrow \mathsf{multiplyQ15Q15(ac, rs_{31..16}, rt_{31..16})} \\ \mathsf{tempA}_{31..0} \leftarrow \mathsf{multiplyQ15Q15(ac, rs_{15..0}, rt_{15..0})} \\ \mathsf{dotp}_{63..0} \leftarrow ((\mathsf{tempB}_{31})^{32} \mid \mid \mathsf{tempB}_{31..0}) - ((\mathsf{tempA}_{31})^{32} \mid \mid \mathsf{tempA}_{31..0}) \\ \mathsf{tempC}_{63..0} \leftarrow (\mathsf{HI}[\mathsf{ac}]_{31..0} \mid \mid \mathsf{LO}[\mathsf{ac}]_{31..0}) + \mathsf{dotp}_{63..0} \\ (\mathsf{HI}[\mathsf{ac}]_{31..0} \mid \mid \mathsf{LO}[\mathsf{ac}]_{31..0}) \leftarrow \mathsf{tempC}_{63..32} \mid \mid \mathsf{tempC}_{31..0} \end{array}
```

Exceptions:

31	26	25 21	20 16	15 13	12 11	10 6	5 0
	SPECIAL 000000	rs	rt	0	ac	0	MULT 011000
	6	5	5	3	2	5	6

Format: MULT ac, rs, rt

Purpose: Multiply Word

To multiply two 32-bit signed integers, writing the 64-bit result to the specified accumulator.

Description: ac \leftarrow rs_{31..0} * rt_{31..0}

The 32-bit signed integer value in register *rt* is multiplied by the corresponding 32-bit signed integer value in register *rs*, to produce a 64-bit result that is written to the specified accumulator register.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H//LO register pair of the MIPS32 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

Operation:

```
\begin{array}{l} \texttt{temp}_{63..0} \leftarrow \texttt{GPR[rs]}_{31..0} & \texttt{GPR[rt]}_{31..0} \\ \texttt{(HI[ac]}_{31..0} & \mid \mid \texttt{LO[ac]}_{31..0} & \texttt{(temp}_{63..32} & \mid \mid \texttt{temp}_{31..0} \end{array}
```

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MIPS32,MIPSDSP-R2

31	26	25 21	20 16	15 13	12 11	10 6	5 0
	ECIAL 00000	rs	rt	0	ac	0	MULTU 011001
	6	5	5	3	2	5	6

Format: MULTU ac, rs, rt

MIPS32,MIPSDSP-R2

Purpose: Multiply Unsigned Word

To multiply 32-bit unsigned integers, writing the 64-bit result to the specified accumulator.

Description: ac \leftarrow rs_{31..0} * rt_{31..0}

The 32-bit unsigned integer value in register *rt* is multiplied by the corresponding 32-bit unsigned integer value in register *rs*, to produce a 64-bit unsigned result that is written to the specified accumulator register.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original H/LO register pair of the MIPS32 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

Operation:

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	2	26	25 21	20 16	15	11	10	6	5	0
	SPECIAL3 011111		rs	rt	rd		PACKRL.PH 01110		CMPU.EQ.QB 010001	
	6		5	5	5		5		6	

Format: PACKRL.PH rd, rs, rt

Purpose: Pack a Vector of Halfwords from Vector Halfword Sources

Pick two elements for a halfword vector using the right halfword and left halfword respectively from the two source registers.

Description: $rd \leftarrow rs_{15..0} || rt_{31..16}$

The right halfword element from register *rs* and the left halfword from register *rt* are packed into the two halfword positions of the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \texttt{tempB}_{15\ldots0} \leftarrow \texttt{GPR[rs]}_{15\ldots0} \\ & \texttt{tempA}_{15\ldots0} \leftarrow \texttt{GPR[rt]}_{31\ldots16} \\ & \texttt{GPR[rd]}_{31\ldots0} \leftarrow \texttt{tempB}_{15\ldots0} \mid \mid \texttt{tempA}_{15\ldots0} \end{split}
```

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	rd	PICK.OB 00011	CMPU.EQ.QB 010001
	6	5	5	5	5	6

Format: PICK.QB rd, rs, rt

Purpose: Pick a Vector of Byte Values Based on Condition Code Bits

Select four byte elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

```
Description: rd \leftarrow pick(cc_{27}, rs_{31..24}, rt_{31..24}) || pick(cc_{26}, rs_{23..16}, rt_{23..16}) || pick(cc_{25}, rs_{15..8}, rt_{15..8}) || pick(cc_{24}, rs_{7..0}, rt_{7..0})
```

Four condition code bits in the *DSPControl* register are used to select byte values from the corresponding byte element of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the byte value is selected from register *rs*; otherwise, it is selected from *rt*. The selected bytes are written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \mathsf{tempD}_{7..0} \leftarrow (\ \mathsf{DSPControl}_{\mathsf{ccond}:27} = 1 \ ? \ \mathsf{GPR}[\mathsf{rs}]_{31..24} \ : \ \mathsf{GPR}[\mathsf{rt}]_{31..24} \ ) \\ & \mathsf{tempC}_{7..0} \leftarrow (\ \mathsf{DSPControl}_{\mathsf{ccond}:26} = 1 \ ? \ \mathsf{GPR}[\mathsf{rs}]_{23..16} \ : \ \mathsf{GPR}[\mathsf{rt}]_{23..16} \ ) \\ & \mathsf{tempB}_{7..0} \leftarrow (\ \mathsf{DSPControl}_{\mathsf{ccond}:25} = 1 \ ? \ \mathsf{GPR}[\mathsf{rs}]_{15..8} \ : \ \mathsf{GPR}[\mathsf{rt}]_{15..8} \ ) \\ & \mathsf{tempA}_{7..0} \leftarrow (\ \mathsf{DSPControl}_{\mathsf{ccond}:24} = 1 \ ? \ \mathsf{GPR}[\mathsf{rs}]_{7..0} \ : \ \mathsf{GPR}[\mathsf{rt}]_{7..0} \ ) \\ & \mathsf{GPR}[\mathsf{rd}]_{31..0} \leftarrow \ \mathsf{tempD}_{7..0} \ | \ \mathsf{tempA}_{7..0} \ | \ \mathsf{tempA}_{7..0} \ | \ \mathsf{tempA}_{7..0} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

PICK.QB

MIPSDSP

31	26	25 21	20 16	15 11	10 6	5 0
SPECIA 01111		rs	rt	rd	PICK.PH 01011	CMPU.EQ.QB 010001
6		5	5	5	5	6

Format: PICK.PH rd, rs, rt

Purpose: Pick a Vector of Halfword Values Based on Condition Code Bits

Select two halfword elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

Description: $rd \leftarrow pick(cc_{25}, rs_{31..16}, rt_{31..16}) \mid \mid pick(cc_{24}, rs_{15..0}, rt_{15..0})$

The two right-most condition code bits in the *DSPControl* register are used to select halfword values from the corresponding element of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the halfword value is selected from register *rs*; otherwise, it is selected from *rt*. The selected halfwords are written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \mathsf{tempB}_{15..0} \leftarrow (\ \mathsf{DSPControl}_{\mathsf{ccond}:25} = 1 \ ? \ \mathsf{GPR}[\mathsf{rs}]_{31..16} : \ \mathsf{GPR}[\mathsf{rt}]_{31..16} \ ) \\ & \mathsf{tempA}_{15..0} \leftarrow (\ \mathsf{DSPControl}_{\mathsf{ccond}:24} = 1 \ ? \ \mathsf{GPR}[\mathsf{rs}]_{15..0} : \ \mathsf{GPR}[\mathsf{rt}]_{15..0} \ ) \\ & \mathsf{GPR}[\mathsf{rd}]_{31..0} \leftarrow \ \mathsf{tempB}_{15..0} \ || \ \mathsf{tempA}_{15..0} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	26	25 21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111	0	rt	rd	PRECEQ.W.PHL 01100	ABSQ_S.PH 010010	
	6	5	5	5	5	6	_

Format: PRECEQ.W.PHL rd, rt

Purpose: Precision Expand Fractional Halfword to Fractional Word Value

Expand the precision of a Q15 fractional value taken from the left element of a paired halfword vector to create a Q31 fractional word value.

Description: rd ← expand_prec(rt_{31..16})

The left Q15 fractional halfword value from the paired halfword vector in register *rt* is expanded to a Q31 fractional value and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate the 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	PRECEQ.W.PHR 01101	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: PRECEQ.W.PHR rd, rt

Purpose: Precision Expand Fractional Halfword to Fractional Word Value

Expand the precision of a Q15 fractional value taken from the right element of a paired halfword vector to create a Q31 fractional word value.

Description: rd ← expand_prec(rt_{15..0})

The right Q15 fractional halfword value from the paired halfword vector in register *rt* is expanded to a Q31 fractional value and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate the 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0)
	SPECIAL3 011111	0	rt	rd	PRECEQU.PH.QBL 00100	ABSQ_S.PH 010010	
	6	5	5	5	5	6	

Format: PRECEQU.PH.QBL rd, rt

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two left-most elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow expand_prec(rt_{31..24}) || expand_prec(rt_{23..16})$

The two left-most unsigned integer byte values from the four byte elements in register rt are expanded to create two Q15 fractional values that are then written to destination register rd. The precision expansion is achieved by prepending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	25	21	20	16	15	1	1	10	6	5		0
SPECIAL3 011111		(0	rt			rd		PRECEQU.PH.Q 00110	BLA		ABSQ_S.PH 010010	
6			5	5			5		5			6	

Format: PRECEQU.PH.QBLA rd, rt

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two left-alternate aligned elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow expand_prec(rt_{31..24}) || expand_prec(rt_{15..8})$

The two left-alternate aligned unsigned integer byte values from the four byte elements in register *rt* are expanded to create two Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26 25	21	20 16	15	11	10 6	5	0	
SPECIAL3 011111		0	rt	rd		PRECEQU.PH.QBR 00101		ABSQ_S.PH 010010	
6		5	5	5		5		6	_

Format: PRECEQU.PH.QBR rd, rt

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two right-most elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow expand_prec(rt_{15..8}) || expand_prec(rt_{7..0})$

The two right-most unsigned integer byte values from the four byte elements in register rt are expanded to create two Q15 fractional values that are then written to destination register rd. The precision expansion is achieved by prepending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{tempB}_{15..0} \leftarrow 0^{1} \mid \mid \text{GPR[rt]}_{15..8} \mid \mid 0^{7} \\ \text{tempA}_{15..0} \leftarrow 0^{1} \mid \mid \text{GPR[rt]}_{7..0} \mid \mid 0^{7} \\ \text{GPR[rd]}_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \end{array}
```

Exceptions:

31	26	25	21	20	16	15	11	10	6	5		0
SPECIAL3 011111	3		0	rt			rd	PRECEQU.PH.Q 00111	BRA		ABSQ_S.PH 010010	
6			5	5			5	5			6	

Format: PRECEQU.PH.QBRA rd, rt

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two right-alternate aligned elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow expand_prec(rt_{23..16}) || expand_prec(rt_{7..0})$

The two right-alternate aligned unsigned integer byte values from the four byte elements in register *rt* are expanded to create two Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	PRECEU.PH.QBL 11100	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: PRECEU.PH.QBL rd, rt

Purpose: Precision Expand Two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned byte values taken from the two left-most elements of a quad byte vector to create two unsigned halfword values.

Description: $rd \leftarrow expand_prec8u16(rt_{31..24}) || expand_prec8u16(rt_{23..16})$

The two left-most unsigned integer byte values from the four byte elements in register *rt* are expanded to create two unsigned halfword values that are then written to destination register *rd*. The precision expansion is achieved by prepending eight most-significant zeros to each original value to generate each 16 bit unsigned value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{tempB}_{15..0} \leftarrow 0^8 \mid \mid \text{GPR}[\text{rt}]_{31..24} \\ \text{tempA}_{15..0} \leftarrow 0^8 \mid \mid \text{GPR}[\text{rt}]_{23..16} \\ \text{GPR}[\text{rd}]_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \end{array}
```

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	PRECEU.PH.QBLA 11110	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: PRECEU.PH.QBLA rd, rt

Purpose: Precision Expand Two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned integer byte values taken from the two left-alternate aligned positions of a quad byte vector to create four unsigned halfword values.

Description: $rd \leftarrow expand_prec8u16(rt_{31..24}) || expand_prec8u16(rt_{15..8})$

The two left-alternate aligned unsigned integer byte values from the four right-most byte elements in register rt are each expanded to unsigned halfword values and written to destination register rd. The precision expansion is achieved by pre-pending eight most-significant zero bits to the original byte value to generate each 16 bit unsigned halfword value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $\begin{array}{l} \text{tempB}_{15..0} \leftarrow 0^8 \mid \mid \text{GPR[rt]}_{31..24} \\ \text{tempA}_{15..0} \leftarrow 0^8 \mid \mid \text{GPR[rt]}_{15..8} \\ \text{GPR[rd]}_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \end{array}$

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	PRECEU.PH.QBR 11101	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: PRECEU.PH.QBR rd, rt

Purpose: Precision Expand two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned integer byte values taken from the two right-most elements of a quad byte vector to create two unsigned halfword values.

Description: $rd \leftarrow expand_prec8u16(rt_{15..8}) || expand_prec8u16(rt_{7..0})$

The two right-most unsigned integer byte values from the four byte elements in register *rt* are expanded to create two unsigned halfword values that are then written to destination register *rd*. The precision expansion is achieved by prepending eight most-significant zero bits to each original value to generate each 16 bit halfword value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	25	21	20	16	15		11	10 6	5		0
	CIAL3 111	0		rt			rd		PRECEU.PH.QBRA 11111		ABSQ_S.PH 010010	
	6	5		5			5		5		6	

Format: PRECEU.PH.QBRA rd, rt

Purpose: Precision Expand Two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned byte values taken from the two right-alternate aligned positions of a quad byte vector to create two unsigned halfword values.

Description: rd ← expand_prec8u16(rt_{23..16}) || expand_prec8u16(rt_{7..0})

The two right-alternate aligned unsigned integer byte values from the four byte elements in register rt are each expanded to unsigned halfword values and written to destination register rd. The precision expansion is achieved by pre-pending eight most-significant zero bits to the original byte value to generate each 16 bit unsigned halfword value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $\begin{array}{l} \text{tempB}_{15..0} \leftarrow 0^8 \mid \mid \text{GPR}[\text{rt}]_{23..16} \\ \text{tempA}_{15..0} \leftarrow 0^8 \mid \mid \text{GPR}[\text{rt}]_{7..0} \\ \text{GPR}[\text{rd}]_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \end{array}$

Exceptions:

MIPSDSP-R2

31	26	6 25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	rd	PRECR.QB.PH 01101	CMPU.EQ.QB 010001
	6	5	5	5	5	6

Format: PRECR.QB.PH rd, rs, rt

Purpose: Precision Reduce Four Integer Halfwords to Four Bytes

Reduce the precision of four integer halfwords to four byte values.

Description: $rd \leftarrow rs_{23..16} || rs_{7..0} || rt_{23..16} || rt_{7..0}$

The 8 least-significant bits from each of the two integer halfword values in registers *r*s and *rt* are taken to produce four byte-sized results that are written to the four byte elements in destination register *rd*. The two bytes values obtained from *rs* are written to the two left-most destination byte elements, and the two bytes obtained from *rt* are written to the two right-most destination byte elements.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \texttt{tempD}_{7..0} \leftarrow \texttt{GPR[rs]}_{23..16} \\ & \texttt{tempC}_{7..0} \leftarrow \texttt{GPR[rs]}_{7..0} \\ & \texttt{tempB}_{7..0} \leftarrow \texttt{GPR[rt]}_{23..16} \\ & \texttt{tempA}_{7..0} \leftarrow \texttt{GPR[rt]}_{7..0} \\ & \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{tempD}_{7..0} \mid \mid \texttt{tempC}_{7..0} \mid \mid \texttt{tempB}_{7..0} \mid \mid \texttt{tempA}_{7..0} \end{split}
```

Exceptions:

3	1	26	25 2	1 20	16	15	11	10	6	5	0	
	SPECIAL3 011111		rs]	rt		sa		RA[_R].PH.W 111x		U.EQ.QB 10001	
	6		5		5		5		5		6	
		PREC	R_SRA[_R].P R_SRA.PH.W R_SRA_R.PH.V	rt,	rs, sa rs, sa						MIPSDS MIPSDS	

Purpose: Precision Reduce Two Integer Words to Halfwords after a Right Shift

Do an arithmetic right shift of two integer words with optional rounding, and then reduce the precision to halfwords.

Description: $rt \leftarrow (round(rt>>shift))_{15..0} || (round(rs>>shift))_{15..0}$

The two words in registers *r*s and *rt* are right shifted arithmetically by the specified shift amount *sa* to create interim results. The 16 least-significant bits of each interim result are then written to the corresponding elements of destination register *rt*.

In the rounding version of the instruction, a value of 1 is added at the most-significant discarded bit position after the shift is performed. The 16 least-significant bits of each interim result are then written to the corresponding elements of destination register *rt*.

The shift amount sa is interpreted as a five-bit unsigned integer taking values between 0 and 31.

This instruction does not write any bits of the ouflag field in the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
PRECR_SRA.PH.W
   if (sa_{4..0} = 0) then
       tempB_{15..0} \leftarrow GPR[rt]_{15..0}
       tempA_{15..0} \leftarrow GPR[rs]_{15..0}
   else
       endif
   GPR[rt]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
PRECR_SRA_R.PH.W
   if (sa_{4..0} = 0) then
       tempB_{16,..0} \leftarrow (GPR[rt]_{15,..0} | | 0)
       tempA_{16..0} \leftarrow (GPR[rs]_{15..0} || 0)
   else
       endif
   GPR[rt]_{31..0} \leftarrow tempB_{16..1} \mid \mid tempA_{16..1}
```

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	rd	PRECRQ.QB.PH 01100	CMPU.EQ.QB 010001	
	6	5	5	5	5	6	

Format: PRECRQ.QB.PH rd, rs, rt

Purpose: Precision Reduce Four Fractional Halfwords to Four Bytes

Reduce the precision of four fractional halfwords to four byte values.

Description: $rd \leftarrow rs_{31..24} || rs_{15..8} || rt_{31..24} || rt_{15..8}$

The four Q15 fractional values in registers *rs* and *rt* are truncated by dropping the eight least significant bits from each value to produce four fractional byte values. The four fractional byte values are written to the four byte elements of destination register *rd*. The two values obtained from register *rt* are placed in the two right-most byte positions in the destination register, and the two values obtained from register *rs* are placed in the two remaining byte positions.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \texttt{tempD}_{7..0} \leftarrow \texttt{GPR[rs]}_{31..24} \\ & \texttt{tempC}_{7..0} \leftarrow \texttt{GPR[rs]}_{15..8} \\ & \texttt{tempB}_{7..0} \leftarrow \texttt{GPR[rt]}_{31..24} \\ & \texttt{tempA}_{7..0} \leftarrow \texttt{GPR[rt]}_{15..8} \\ & \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{tempD}_{7..0} \mid \mid \texttt{tempC}_{7..0} \mid \mid \texttt{tempB}_{7..0} \mid \mid \texttt{tempA}_{7..0} \end{split}
```

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	rd	PRECRQ.PH.W 10100	CMPU.EQ.QB 010001	
	6	5	5	5	5	6	

Format: PRECRQ.PH.W rd, rs, rt

Purpose: Precision Reduce Fractional Words to Fractional Halfwords

Reduce the precision of two fractional words to produce two fractional halfword values.

Description: $rd \leftarrow rt_{31..16} || rs_{31..16}$

The 16 most-significant bits from each of the Q31 fractional word values in registers *r*s and *rt* are written to destination register *rd*, creating a vector of two Q15 fractional values. The fractional word from the *rs* register is used to create the left-most Q15 fractional value in *rd*, and the fractional word from the *rt* register is used to create the right-most Q15 fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{split} \mathsf{tempB}_{15\ldots0} &\leftarrow \ \mathsf{GPR}[\mathsf{rs}]_{31\ldots16} \\ \mathsf{tempA}_{15\ldots0} &\leftarrow \ \mathsf{GPR}[\mathsf{rt}]_{31\ldots16} \\ \mathsf{GPR}[\mathsf{rd}]_{31\ldots0} &\leftarrow \ \mathsf{tempB}_{15\ldots0} \ \mid \mid \ \mathsf{tempA}_{15\ldots0} \end{split}$$

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	ECIAL3 11111	rs	rt	rd	PRECRQ_RS.PH.W 10101	CMPU.EQ.QB 010001
	6	5	5	5	5	6

Format: PRECRQ_RS.PH.W rd, rs, rt

Purpose: Precision Reduce Fractional Words to Halfwords With Rounding and Saturation

Reduce the precision of two fractional words to produce two fractional halfword values, with rounding and saturation.

Description: $rd \leftarrow truncQ15SatRound(rs_{31..0}) || truncQ15SatRound(rt_{31..0})$

The two Q31 fractional word values in each of registers *r*s and *rt* are used to create two Q15 fractional halfword values that are written to the two halfword elements in destination register *rd*. The fractional word from the *rs* register is used to create the left-most Q15 fractional halfword result in *rd*, and the fractional word from the *rt* register is used to create the right-most halfword value.

Each input Q31 fractional value is rounded and saturated before being truncated to create the Q15 fractional halfword result. First, the value 0x00008000 is added to the input Q31 value to round even, creating an interim rounded result. If this addition causes overflow, the interim rounded result is saturated to the maximum Q31 value (0x7FFFFFF hexadecimal). Then, the 16 least-significant bits of the interim rounded and saturated result are discarded and the 16 most-significant bits are written to the destination register in the appropriate position.

If either of the rounding operations results in overflow and saturation, a 1 is written to bit 22 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \mathsf{tempB}_{15..0} \leftarrow \mathsf{truncl6Satl6Round(} \mathsf{GPR[rs]}_{31..0} \;) \\ & \mathsf{tempA}_{15..0} \leftarrow \mathsf{truncl6Satl6Round(} \mathsf{GPR[rt]}_{31..0} \;) \\ & \mathsf{GPR[rd]}_{31..0} \leftarrow \mathsf{tempB}_{15..0} \; || \; \mathsf{tempA}_{15..0} \\ & \mathsf{function} \; \mathsf{truncl6Satl6Round(} \; \mathsf{a}_{31..0} \;) \\ & \mathsf{temp}_{32..0} \leftarrow (\; \mathsf{a}_{31} \; || \; \mathsf{a}_{31..0} \;) + \mathsf{0x00008000} \\ & \mathsf{if} \; (\; \mathsf{temp}_{32} \neq \mathsf{temp}_{31} \;) \; \mathsf{then} \\ & \; \mathsf{temp}_{32..0} \leftarrow \mathsf{0} \; || \; \mathsf{0x7FFFFFF} \\ & \; \mathsf{DSPControl}_{\mathsf{ouflag}:22} \leftarrow \mathsf{1} \\ & \; \mathsf{endif} \\ \; \mathsf{return} \; \mathsf{temp}_{31..16} \\ & \mathsf{endfunction} \; \mathsf{truncl6Satl6Round} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	26 2	5 21	20 16	15 11	10 6	5 0
SPECIAL3 011111		rs	rt	rd	PRECRQU_S.QB.PH 01111	CMPU.EQ.QB 010001
6		5	5	5	5	6

Format: PRECRQU_S.QB.PH rd, rs, rt

Purpose: Precision Reduce Fractional Halfwords to Unsigned Bytes With Saturation

Reduce the precision of four fractional halfwords with saturation to produce four unsigned byte values, with saturation.

```
Description: rd \leftarrow sat(reduce_prec(rs_{31..16})) || sat(reduce_prec(rs_{15..0})) || sat(reduce_prec(rt_{31..16})) || sat(reduce_prec(rt_{15..0}))
```

The four Q15 fractional halfwords from registers *r*s and *rt* are used to create four unsigned byte values that are written to corresponding elements of destination register *rd*. The two halfwords from the *r*s register and the two halfwords from the *rt* register are used to create the four unsigned byte values.

Each unsigned byte value is created from the Q15 fractional halfword input value after first examining the sign and magnitude of the halfword. If the sign of the halfword value is positive and the value is greater than 0x7F80 hexadecimal, the result is clamped to the maximum positive 8-bit value (255 decimal, 0xFF hexadecimal). If the sign of the halfword value is negative, the result is clamped to the minimum positive 8-bit value (0 decimal, 0x00 hexadecimal). Otherwise, the sign bit is discarded from the input and the result is taken from the eight most-significant bits that remain.

If clamping was needed to produce any of the unsigned output values, bit 22 of the DSPControl register is set to 1.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD_{7..0} \leftarrow sat8ReducePrecision(GPR[rs]_{31..16})
tempC_{7..0} \leftarrow sat8ReducePrecision(GPR[rs]_{15..0})
tempB_{7..0} \leftarrow sat8ReducePrecision(GPR[rt]_{31..16})
tempA_{7..0} \leftarrow sat8ReducePrecision(GPR[rt]_{15..0})
GPR[rd]_{31..0} \leftarrow tempD_{7..0} || tempC_{7..0} || tempB_{7..0} || tempA_{7..0}
function sat8ReducePrecision( a<sub>15</sub> 0)
     sign \leftarrow a<sub>15</sub>
     mag_{14..0} \leftarrow a_{14..0}
     if ( sign = 0 ) then
          if ( \mathrm{mag}_{\mathrm{14..0}} > 0x7F80 ) then
               temp_7 \quad _0 \leftarrow 0xFF
               \texttt{DSPControl}_{\texttt{ouflag:22}} \leftarrow 1
          else
               \texttt{temp}_{7..0} \leftarrow \texttt{mag}_{14..7}
          endif
     else
          temp_{7..0} \leftarrow 0x00
          DSPControl_{ouflag:22} \leftarrow 1
     endif
     return temp7..0
```

endfunction sat8ReducePrecision

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
S	SPECIAL3 011111	rs	rt	sa	PREPEND 00001	APPEND 110001
	6	5	5	5	5	6

Format: PREPEND rt, rs, sa

Purpose: Right Shift and Prepend Bits to the MSB

Logically right-shift the first source register, replacing the bits emptied by the shift with bits from the source register.

Description: $rt \leftarrow rs_{sa-1..0} ||$ (rt >> sa)

The word value in register rt is logically right-shifted by the specified shift amount sa, and sa bits from the least-significant positions of register rs are written into the sa most-significant bits emptied by the shift. The result is then written to destination register rt.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
if ( sa_{4..0} = 0 ) then

temp_{31..0} \leftarrow GPR[rt]_{31..0}

else

temp_{31..0} \leftarrow ( GPR[rs]_{sa-1..0} || GPR[rt]_{31..sa} )

endif

GPR[rt]_{31..0} = temp_{31..0}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

RADDU.W.QB

MIPSDSP

3	1 20	6 25	21	20 16	15	11	10 6	5	0
	SPECIAL3 011111	rs		0	rd		RADDU.W.QB 10100	ADDU.QB 010000	
	6	5		5	5		5	6	

Format: RADDU.W.QB rd, rs

Purpose: Unsigned Reduction Add Vector Quad Bytes

Reduction add of four unsigned byte values in a vector register to produce an unsigned word result.

Description: $rd \leftarrow zero_extend(rs_{31..24} + rs_{23..16} + rs_{15..8} + rs_{7..0})$

The unsigned byte elements in register *rs* are added together as unsigned 8-bit values, and the result is zero extended to a word and written to register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNDEFINED**.

Operation:

Exceptions:

31		26	25	16	15	11	10	6	5 0	
	SPECIAL 011111	.3		mask	rd		RDDSP 10010		EXTR.W 111000	
	6			10	5		5		6	_
		RDDSP RDDSP RDDSP	rd, mask						MII Assembly	PSDSP Idiom

Purpose: Read DSPControl Register Fields to a GPR

To copy selected fields from the special-purpose DSPControl register to the specified GPR.

Description: rd ← select(mask, DSPControl)

Selected fields in the special register *DSPControl* are copied into the corresponding bits of destination register *rd*. Each of bits 0 through 5 of the *mask* operand corresponds to a specific field in the *DSPControl* register. A mask bit value of 1 indicates that the bits from the corresponding field in *DSPControl* will be copied into the same bit positions in register *rd*, and a mask bit value of 0 indicates that the corresponding bit positions in *rd* will be set to zero. Bits 6 through 9 of the *mask* operand are ignored.

The table below shows the correspondence between the bits in the *mask* operand and the fields in the *DSPControl* register; mask bit 0 is the least-significant bit in *mask*.

Bit	31 24	23 16	15	14	13	12 7	6	5 0	
DSPControl field	ccond	ouflag	0	EFI	С	scount		pos	
Mask bit	4	3		5	2	1		0	7

For example, to copy only the bits from the scount field in *DSPControl*, the value of the *mask* operand used will be 2 decimal (0x02 hexadecimal). After execution of the instruction, bits 7 through 12 of register *rd* will have the value of bits 7 through 12 from the scount field in *DSPControl*. The remaining bits in register *rd* will be set to zero.

The one-operand version of the instruction provides a convenient assembly idiom that allows the programmer to read all fields in the *DSPControl* register into the destination register, i.e., it is equivalent to specifying a *mask* value of 31 decimal (0x1F hexadecimal).

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mbox{temp}_{31..0} \leftarrow 0^{32} \\ \mbox{if (mask}_0 = 1 ) \mbox{then} \\ \mbox{temp}_{5..0} \leftarrow \mbox{DSPControl}_{pos:5..0} \\ \mbox{endif} \\ \mbox{if (mask}_1 = 1 ) \mbox{then} \\ \mbox{temp}_{12..7} \leftarrow \mbox{DSPControl}_{scount:12..7} \\ \mbox{endif} \\ \mbox{if (mask}_2 = 1 ) \mbox{then} \\ \mbox{temp}_{13} \leftarrow \mbox{DSPControl}_{c:13} \\ \mbox{endif} \\ \mbox{if (mask}_3 = 1 ) \mbox{then} \\ \mbox{temp}_{23..16} \leftarrow \mbox{DSPControl}_{ouflag:23..16} \end{array}
```

```
endif

if ( mask_4 = 1 ) then

temp_{27..24} \leftarrow DSPControl_{ccond:27..24}

endif

if ( mask_5 = 1 ) then

temp_{14} \leftarrow DSPControl_{efi:14}

endif
```

$GPR[rd]_{31..0} \leftarrow temp_{31..0}$

Exceptions:

MIPSDSP

31		26 25 24	23 16	15 11	I 10	6 5	0	
	SPECIAL3 011111	0	immediate	rd	REPL.QB 00010		ABSQ_S.PH 010010	
	6	2	8	5	5	·	6	

Format: REPL.QB rd, immediate

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a immediate byte into all elements of a quad byte vector.

Description: $rd \leftarrow immediate || immediate || immediate || immediate$

The specified 8-bit signed immediate value is replicated into the four byte elements of destination register rd.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \texttt{temp}_{7..0} \leftarrow \texttt{immediate}_{7..0} \\ \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{7..0} \mid \mid \texttt{temp}_{7..0} \mid \mid \texttt{temp}_{7..0} \mid \mid \texttt{temp}_{7..0} \end{array}
```

Exceptions:

Format: REPL.PH rd, immediate

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a sign-extended, 10-bit signed immediate integer value into the two halfwords in a halfword vector.

Description: rd ← sign_extend(immediate) || sign_extend(immediate)

The specified 10-bit signed immediate integer value is sign-extended to 16 bits and replicated into the two halfword positions in destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \texttt{temp}_{15..0} \leftarrow (\texttt{immediate}_9)^6 \mid \mid \texttt{immediate}_{9..0} \\ \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{15..0} \mid \mid \texttt{temp}_{15..0} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	0	rt	rd	REPLV.QB 00011	ABSQ_S.PH 010010
	6	5	5	5	5	6

Format: REPLV.QB rd, rt

Purpose: Replicate Byte into all Vector Element Positions

Replicate a variable byte into all elements of a quad byte vector.

Description: $rd \leftarrow rt_{7..0} || rt_{7..0} || rt_{7..0} || rt_{7..0}$

The byte value in register rt is replicated into the four byte elements of destination register rd.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $\begin{array}{l} \texttt{temp}_{7..0} \leftarrow \texttt{GPR[rt]}_{7..0} \\ \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{7..0} \ || \ \texttt{temp}_{7..0} \ || \ \texttt{temp}_{7..0} \ || \ \texttt{temp}_{7..0} \end{array}$

Exceptions:

Reserved Instruction, DSP Disabled

Format: REPLV.PH rd, rt

Purpose: Replicate a Halfword into all Vector Element Positions

Replicate a variable halfword into the elements of a halfword vector.

Description: $rd \leftarrow (rt_{15..0} || rt_{15..0})$

The halfword value in register rt is replicated into the two halfword elements of destination register rd.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

 $\begin{array}{l} \texttt{temp}_{15..0} \leftarrow \texttt{GPR[rt]}_{15..0} \\ \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{temp}_{15..0} \mid \mid \texttt{temp}_{15..0} \end{array}$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25 20	19 16	15 13	12 11	10 6	5 0
	SPECIAL3 011111	shift	0	0	ac	SHILO 11010	EXTR.W 111000
	6	6	4	3	2	5	6

Format: SHILO ac, shift

Purpose: Shift an Accumulator Value Leaving the Result in the Same Accumulator

Shift the H/LO paired value in a 64-bit accumulator either left or right, leaving the result in the same accumulator.

Description: $ac \leftarrow (shift \ge 0)$? ($ac \ge shift$) : (ac << -shift)

The H//LO register pair is treated as a single 64-bit accumulator that is shifted logically by *shift* bits, with the result of the shift written back to the source accumulator. The *shift* argument is a six-bit signed integer value: a positive argument results in a right shift of up to 31 bits, and a negative argument results in a left shift of up to 32 bits.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{sign} \leftarrow \text{shift}_{5} \\ \text{shift}_{5..0} \leftarrow (\text{ sign = 0 ? shift}_{5..0} : -\text{shift}_{5..0}) \\ \text{if ( shift}_{5..0} = 0 ) \text{ then} \\ & \text{temp}_{63..0} \leftarrow (\text{HI}[\text{ac}]_{31..0} \mid \mid \text{LO}[\text{ac}]_{31..0}) \\ \text{else} \\ & \text{if (sign = 0) then} \\ & \text{temp}_{63..0} \leftarrow 0^{\text{shift}} \mid \mid ((\text{ HI}[\text{ac}]_{31..0} \mid \mid \text{LO}[\text{ac}]_{31..0} ) >> \text{shift }) \\ & \text{else} \\ & \text{temp}_{63..0} \leftarrow ((\text{ HI}[\text{ac}]_{31..0} \mid \mid \text{LO}[\text{ac}]_{31..0} ) << \text{shift }) \mid | 0^{\text{shift}} \\ & \text{endif} \\ \text{endif} \\ (\text{ HI}[\text{ac}]_{31..0} \mid \mid \text{LO}[\text{ac}]_{31..0} ) \leftarrow \text{temp}_{63..32} \mid | \text{temp}_{31..0} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP

31	26	25 21	20 16	15 13	12 11	10 6	5 0	
	SPECIAL3 011111	rs	0	0	ac	SHILOV 11011	EXTR.W 111000	
<u></u>	6	5	5	3	2	5	6	_

Format: SHILOV ac, rs

Purpose: Variable Shift of Accumulator Value Leaving the Result in the Same Accumulator

Shift the H/LO paired value in an accumulator either left or right by the amount specified in a GPR, leaving the result in the same accumulator.

Description: ac \leftarrow (GPR[rs]_{6..0} >= 0) ? (ac >> GPR[rs]_{6..0}) : (ac << -GPR[rs]_{6..0})

The H//LO register pair is treated as a single 64-bit accumulator that is shifted logically by *shift* bits, with the result of the shift written back to the source accumulator. The *shift* argument is provided by the six least-significant bits of register *rs*; the remaining bits of *rs* are ignored. The *shift* argument is interpreted as a six-bit signed integer: a positive argument results in a right shift of up to 31 bits, and a negative argument results in a left shift of up to 32 bits.

The value of ac can range from 0 to 3. When ac=0, this refers to the original H/LO register pair of the MIPS32 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{sign} \leftarrow \text{GPR[rs]}_{5} \\ \text{shift}_{5..0} \leftarrow (\text{ sign = 0 ? GPR[rs]}_{5..0} : -\text{GPR[rs]}_{5..0}) \\ \text{if ( shift}_{5..0} = 0 ) \text{ then} \\ & \text{temp}_{63..0} \leftarrow (\text{ HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0} ) \\ \text{else} \\ & \text{if ( sign = 0 ) then} \\ & \text{temp}_{63..0} \leftarrow 0^{\text{shift}} \mid \mid ((\text{ HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0} ) >> \text{shift }) \\ & \text{else} \\ & \text{temp}_{63..0} \leftarrow ((\text{ HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0} ) << \text{shift }) \mid | 0^{\text{shift}} \\ & \text{endif} \\ \\ \text{endif} \\ (\text{ HI[ac]}_{31..0} \mid \mid \text{LO[ac]}_{31..0} ) \leftarrow \text{temp}_{63..32} \mid | \text{temp}_{31..0} \end{array}
```

Exceptions:

Format: SHLL.QB rd, rt, sa

Purpose: Shift Left Logical Vector Quad Bytes

Element-wise left shift of four independent bytes in a vector data type by a fixed number of bits.

Description: $rd \leftarrow (rt_{31..24} \ll sa) || (rt_{23..16} \ll sa) || (rt_{15..8} \ll sa) || (rt_{7..0} \ll sa)$

The four byte values in register *rt* are each independently shifted left by *sa* bits and the *sa* least significant bits of each value are set to zero. The four independent results are then written to the corresponding byte elements of destination register *rd*.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the ouflag field if any of the left shift operations results in an overflow.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD_{7..0} \leftarrow shift8Left(GPR[rt]_{31..24}, sa_{2..0})
tempC_{7..0} \leftarrow shift8Left(GPR[rt]_{23..16}, sa_{2..0})
tempB_{7..0} \leftarrow shift8Left(GPR[rt]_{15..8}, sa_{2..0})
tempA<sub>7..0</sub> \leftarrow shift8Left( GPR[rt]<sub>7..0</sub>, sa<sub>2..0</sub> )
GPR[rd]_{31..0} \leftarrow tempD_{7..0} \mid tempC_{7..0} \mid tempB_{7..0} \mid tempA_{7..0}
function shift8Left( a_{7..0}, s_{2..0} )
     if ( s_{2..0} = 0 ) then
          \texttt{temp}_{7..0} \leftarrow \texttt{a}_{7..0}
     else
          sign \leftarrow a<sub>7</sub>
         if (( \texttt{discard}_{7..0} \neq \texttt{0x00} ) and ( \texttt{discard}_{7..0} \neq \texttt{0xFF} )) then
               \text{DSPControl}_{\text{ouflag:22}} \leftarrow 1
          endif
     endif
     return temp7..0
endfunction shift8Left
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24 21	20 16	15 11	10 6	5 0	
SPECIAL3 011111		0	sa	rt	rd	SHLL[_S].PH 01x00	SHLL.QB 010011	
6		1	4	5	5	5	6	1
	LL.I	PH	.PH rd, rt, PH rd, rt,					SDSP SDSP

Purpose: Shift Left Logical Vector Pair Halfwords

Element-wise shift of two independent halfwords in a vector data type by a fixed number of bits, with optional saturation.

Description: $rd \leftarrow sat16(rt_{31..16} \ll sa) || (rt_{15..0} \ll sa)$

The two halfword values in register *rt* are each independently shifted left, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 16-bit value, depending on the sign of the original unshifted value. The two independent results are then written to the corresponding halfword elements of destination register *rd*.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the ouflag field if any of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHLL.PH
    tempB_{15..0} \leftarrow shift16Left(GPR[rt]_{31..16}, sa)
    tempA_{15..0} \leftarrow shift16Left(GPR[rt]_{15..0}, sa)
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
SHLL_S.PH
    tempB_{15..0} \leftarrow sat16ShiftLeft(GPR[rt]_{31..16}, sa)
    tempA_{15..0} \leftarrow satl6ShiftLeft(GPR[rt]_{15..0}, sa)
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
function shift16Left( a_{15..0}, s_{3..0} )
    if (s_{3..0} = 0) then
         \texttt{temp}_{15..0} \leftarrow \texttt{a}_{15..0}
    else
        sign \leftarrow a_{15}
        if (( discard<sub>15..0</sub> \neq 0x0000 ) and ( discard<sub>15..0</sub> \neq 0xFFFF )) then
             \text{DSPControl}_{\text{ouflag:22}} \leftarrow 1
         endif
    endif
    return temp_{15...0}
endfunction shift16Left
```

```
function sat16ShiftLeft( a_{15..0}, s_{3..0} )
    if ( s_{3..0} = 0 ) then
        temp<sub>15..0</sub> \leftarrow a_{15..0}
    else
        sign \leftarrow a_{15}
        temp<sub>15..0</sub> \leftarrow ( a_{15-s..0} \mid \mid 0^{s} )
        discard<sub>15..0</sub> \leftarrow ( sign^{(16-s)} \mid \mid a_{15..15-s} )
        if (( discard<sub>15..0</sub> \neq 0x0000 ) and ( discard<sub>15..0</sub> \neq 0xFFFF )) then
        temp<sub>15..0</sub> \leftarrow ( sign = 0 ? 0x7FFF : 0x8000 )
        DSPControl<sub>ouflag:22</sub> \leftarrow 1
        endif
    endif
    return temp<sub>15..0</sub>
endfunction sat16ShiftLeft
```

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	sa	rt	rd	SHLL_S.W 10100	SHLL.QB 010011
	6	5	5	5	5	6

Format: SHLL_S.W rd, rt, sa

Purpose: Shift Left Logical Word with Saturation

To execute a left shift of a word with saturation by a fixed number of bits.

Description: rd ← sat32(rt << sa)

The 32-bit word in register rt is shifted left by sa bits, with zeros inserted into the bit positions emptied by the shift. If the shift results in a signed overflow, the shifted result is saturated to either the maximum positive (hexadecimal 0x7FFFFFFF) or minimum negative (hexadecimal 0x80000000) 32-bit value, depending on the sign of the original unshifted value. The shifted result is then written to destination register rd.

The instruction's sa field specifies the shift value, interpreted as a five-bit unsigned integer.

If the shift operation results in an overflow and saturation, this instruction writes a 1 to bit 22 of the *DSPControl* register within the outflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp<sub>31..0</sub> \leftarrow sat32ShiftLeft( GPR[rt]<sub>31..0</sub>, sa<sub>4..0</sub> )
GPR[rd]<sub>31..0</sub> \leftarrow temp<sub>31..0</sub>
function sat32ShiftLeft( a<sub>13..0</sub>, s<sub>4..0</sub> )
    if ( s = 0 ) then
        temp<sub>31..0</sub> \leftarrow a
    else
        sign \leftarrow a<sub>31</sub>
        temp<sub>31..0</sub> \leftarrow ( a<sub>31-s..0</sub> || 0<sup>s</sup> )
        discard<sub>31..0</sub> \leftarrow ( sign<sup>(32-s)</sup> || a<sub>31..31-(s-1)</sub> )
        if (( discard<sub>31..0</sub> \neq 0x00000000 ) and ( discard<sub>31..0</sub> \neq 0xFFFFFFFF )) then
        temp<sub>31..0</sub> \leftarrow ( sign = 0 ? 0x7FFFFFFF : 0x8000000 )
        DSPControl<sub>ouflag:22</sub> \leftarrow 1
        endif
        endif
        return temp<sub>31..0</sub>
endfunction sat32ShiftLeft
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a word in a register without saturation, use the MIPS32 SLL instruction.

31	26	5 25 2	1 20 16	15 11	10 6	5	0
	SPECIAL3 011111	rs	rt	rd	SHLLV.QB 00010	SHLL.QB 010011	
	6	5	5	5	5	6	

Format: SHLLV.QB rd, rt, rs

Purpose: Shift Left Logical Variable Vector Quad Bytes

Element-wise left shift of four independent bytes in a vector data type by a variable number of bits.

Description: $rd \leftarrow (rt_{31..24} \ll rs_{2..0}) || (rt_{23..16} \ll rs_{2..0}) || (rt_{15..8} \ll rs_{2..0}) || (rt_{7..0} \ll rs_{2..0})$

The four byte values in register *rt* are each independently shifted left by *sa* bits, inserting zeros into the least-significant bit positions emptied by the shift. The four independent results are then written to the corresponding byte elements of destination register *rd*.

The three least-significant bits of *rs* provide the shift value, interpreted as a three-bit unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the ouflag field if any of the left shift operations results in an overflow.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} & \text{tempD}_{7..0} \leftarrow \text{shift8Left( GPR[rt]_{31..24}, GPR[rs]_{2..0})} \\ & \text{tempC}_{7..0} \leftarrow \text{shift8Left( GPR[rt]_{23..16}, GPR[rs]_{2..0})} \\ & \text{tempB}_{7..0} \leftarrow \text{shift8Left( GPR[rt]_{15..8}, GPR[rs]_{2..0})} \\ & \text{tempA}_{7..0} \leftarrow \text{shift8Left( GPR[rt]_{7..0}, GPR[rs]_{2..0})} \\ & \text{GPR[rd]_{31..0}} \leftarrow \text{tempD}_{7..0} \mid \mid \text{tempC}_{7..0} \mid \mid \text{tempB}_{7..0} \mid \mid \text{tempA}_{7..0} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

	31	26	25	21	20	16	15	11	10	6	5	0
	SPECIAI 011111		1	rs		rt		rd	SHLLV[_S] 01x10	.PH	SHLL.QB 010011	
L	6			5	-	5	1	5	5		6	
	Format:	SHLLV	7[_S].PH 7.PH 7_S.PH	rd, rt								MIPSDSP MIPSDSP

Purpose: Shift Left Logical Variable Vector Pair Halfwords

Element-wise left shift of the two right-most independent halfwords in a vector data type by a variable number of bits, with optional saturation.

```
Description: rd \leftarrow sat16(rt_{31..16} \ll rs_{3..0}) || sat16(rt_{15..0} \ll rs_{3..0})
```

The two halfword values in register *rt* are each independently shifted left by *shift* bits, inserting zeros into the leastsignificant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 16-bit value, depending on the sign of the original unshifted value. The two independent results are then written to the corresponding halfword elements of destination register *rd*.

The four least-significant bits of *r*S provide the shift value, interpreted as a four-bit unsigned integer; the remaining bits of *r*S are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the ouflag field if any of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
SPECIAL3 011111		rs	rt	rd	SHLLV_S.W 10110	SHLL.QB 010011
6		5	5	5	5	6

Format: SHLLV_S.W rd, rt, rs

Purpose: Shift Left Logical Variable Vector Word

A left shift of the word in a vector data type by a variable number of bits, with optional saturation.

Description: $rd \leftarrow sat32(rt_{31..0} \ll rs_{4..0})$

The word element in register *rt* is shifted left by *shift* bits, inserting zeros into the least-significant bit positions emptied by the shift. If the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 32-bit value, depending on the sign of the original unshifted value.

The shifted result is then written to destination register rd.

The five least-significant bits of *r*s are used as the shift value, interpreted as a five-bit unsigned integer; the remaining bits of *r*s are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the ouflag field if either of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} \texttt{temp}_{31..0} &\leftarrow \texttt{sat32ShiftLeft( GPR[rt]_{31..0}, GPR[rs]_{4..0} )} \\ \texttt{GPR[rd]}_{31..0} &\leftarrow \texttt{temp}_{31..0} \end{split}
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20 16	15 11	10 6	5 0	
SPEC 011		0	sa	rt	rd	SHRA[_R].QB 0010x	SHLL.QB 010011	
6	6	2	3	5	5	5	6	
Forma	SHRA.	QB	B rd, rt rd, rt				MIPSDS MIPSDS	

Purpose: Shift Right Arithmetic Vector of Four Bytes

To execute an arithmetic right shift on four independent bytes by a fixed number of bits.

```
Description: rd \leftarrow round(rt_{31..24} >> sa) || round(rt_{23..16} >> sa) || round(rt_{15..8} >> sa) || round(rt_{7..0} >> sa)
```

The four byte elements in register *rt* are each shifted right arithmetically by *sa* bits, then written to the corresponding vector elements in destination register *rd*. The *sa* argument is interpreted as an unsigned three-bit integer taking values from zero to seven.

In the rounding variant of the instruction, a value of 1 is added at the most significant discarded bit position of each result prior to writing the rounded result to the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRA.QB
    tempD_{7..0} \leftarrow (GPR[rt]_{31})^{sa} || GPR[rt]_{31..24+sa})
     tempC_{7..0} \leftarrow (GPR[rt]_{23})^{sa} || GPR[rt]_{23..16+sa})
     tempB_{7..0} \leftarrow (GPR[rt]_{15})^{sa} || GPR[rt]_{15..8+sa})
    tempA_{7..0} \leftarrow (GPR[rt]_7)^{sa} || GPR[rt]_{7..sa})
    GPR[rd]_{31..0} \leftarrow tempD_{7..0} || tempC_{7..0} || tempB_{7..0} || tempA_{7..0}
SHRA_R.QB
    if ( sa_{2..0} = 0 ) then
          tempD_{7..0} \leftarrow GPR[rt]_{31..24}
          \texttt{tempC}_{7..0} \leftarrow \texttt{GPR[rt]}_{23..16}
          tempB_7 \quad 0 \leftarrow GPR[rt]_{15} \quad 8
          tempA_{7..0} \leftarrow GPR[rt]_{7..0}
         GPR[rd]_{31..0} \leftarrow tempD_{7..0} \mid \mid tempC_{7..0} \mid \mid tempB_{7..0} \mid \mid tempA_{7..0}
     else
          tempD_{8..0} \leftarrow (GPR[rt]_{31})^{sa} || GPR[rt]_{31..24+sa-1}) + 1
         tempC_{8..0} \leftarrow (GPR[rt]_{23})^{sa} || GPR[rt]_{23..16+sa-1}) + 1
          tempB_{8..0} \leftarrow (GPR[rt]_{15})^{sa} || GPR[rt]_{15..8+sa-1}) + 1
         tempA_{8..0} \leftarrow (GPR[rt]_7)^{sa} || GPR[rt]_{7..sa-1}) + 1
         GPR[rd]_{31..0} \leftarrow tempD_{8..1} || tempC_{8..1} || tempB_{8..1} || tempA_{8..1}
     endif
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

31	26	25	24	21	20	16	15 11	10 6	5	0
SPECIAL3 011111		0	sa		rt		rd	SHRA[_R].PH 01x01	SHLL.QB 010011	
6		1	4		5		5	5	6	
SI	IRA.	PH	.PH rd, PH rd,							MIPSDSP MIPSDSP

Purpose: Shift Right Arithmetic Vector Pair Halfwords

Element-wise arithmetic right-shift of two independent halfwords in a vector data type by a fixed number of bits, with optional rounding.

Description: $rd \leftarrow rnd16(rt_{31..16} >> sa) || rnd16(rt_{15..0} >> sa)$

The two halfword values in register *rt* are each independently shifted right by *sa* bits, with each value's original sign bit duplicated into the *sa* most-significant bits emptied by the shift.

In the non-rounding variant of this instruction, the two independent results are then written to the corresponding halfword elements of destination register *rd*.

In the rounding variant of the instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRA.PH
    tempB_{15...0} \leftarrow shift16RightArithmetic(GPR[rt]_{31...16}, sa)
    tempA_{15..0} \leftarrow shift16RightArithmetic(GPR[rt]_{15..0}, sa)
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
SHRA_R.PH
    tempB_{15,..0} \leftarrow rnd16ShiftRightArithmetic(GPR[rt]_{31,..16}, sa)
    tempA_{15..0} \leftarrow rnd16ShiftRightArithmetic(GPR[rt]_{15..0}, sa)
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
function shift16RightArithmetic( a_{15..0}, s_{3..0} )
    if ( s_{3..0} = 0 ) then
        \texttt{temp}_{15..0} \leftarrow \texttt{a}_{15..0}
    else
        sign \leftarrow a_{15}
         temp_{15..0} \leftarrow ( sign^s || a_{15..s} )
    endif
    return temp_{15..0}
endfunction shift16RightArithmetic
function rnd16ShiftRightArithmetic( a_{15..0}, s_{3..0} )
    if (s_{3..0} = 0) then
        temp_{16..0} \leftarrow (a_{15..0} || 0)
    else
```

```
\begin{array}{rl} \text{sign} \leftarrow a_{15} \\ \text{temp}_{16..0} \leftarrow (\text{ sign}^{\text{s}} \mid\mid a_{15..s-1}) \\ \text{endif} \\ \text{temp}_{16..0} \leftarrow \text{temp} + 1 \\ \text{return temp}_{16..1} \\ \text{endfunction rnd16ShiftRightArithmetic} \end{array}
```

Exceptions:

31	26 25	21	20 16	15 11	10 6	5 0
SPECIAL3 011111	5	sa	rt	rd	SHRA_R.W 10101	SHLL.QB 010011
6		5	5	5	5	6

Format: SHRA_R.W rd, rt, sa

Purpose: Shift Right Arithmetic Word with Rounding

To execute an arithmetic right shift on a word by a fixed number of bits, with rounding.

Description: rd \leftarrow rnd32(rt_{31:0} >> sa)

The word in register *rt* is shifted right by *sa* bits, and the sign bit is duplicated into the *sa* bits emptied by the shift. The shifted result is then rounded by adding a 1 bit to the most-significant discarded bit. The rounded result is then written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
if ( sa_{4..0} = 0 ) then

temp_{32..0} \leftarrow (GPR[rt]_{31..0} || 0 ) + 2

else

temp_{32..0} \leftarrow (GPR[rt]_{31})^{sa} || GPR[rt]_{30..sa} || GPR[rt]_{sa-1} ) + 1

endif

GPR[rd]_{31..0} \leftarrow temp_{32..1}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do an arithmetic right shift of a word in a register without rounding, use the MIPS32 SRA instruction.

31		26	25	21	20		16	15		11	10	6	5	0
	SPECIAL3 011111		rs			rt			rd		SHRAV[_R].QE 0011x	В	SHLL.QB 010011	
	6		5			5		•	5		5		6	
	SHI	RAV	[_R].QB .QB _R.QB	rd, rd,										PSDSP-R2 PSDSP-R2

Purpose: Shift Right Arithmetic Variable Vector of Four Bytes

To execute an arithmetic right shift on four independent bytes by a variable number of bits.

```
Description: rd \leftarrow round(rt_{31..24} >> rs_{2..0}) || round(rt_{23..16} >> rs_{2..0}) || round(rt_{15..8} >> rs_{2..0}) || round(rt_{7..0} >> rs_{2..0})
```

The four byte elements in register *rt* are each shifted right arithmetically by *sa* bits, then written to the corresponding byte elements in destination register *rd*. The *sa* argument is provided by the three least-significant bits of register *rs*, interpreted as an unsigned three-bit integer taking values from zero to seven. The remaining bits of *rs* are ignored.

In the rounding variant of the instruction, a value of 1 is added at the most significant discarded bit position of each result prior to writing the rounded result to the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRAV.QB
     sa_{2..0} \leftarrow GPR[rs]_{2..0}
     if ( sa_{2..0} = 0 ) then
          tempD_{7..0} \leftarrow GPR[rt]_{31..24}
          tempC_{7..0} \leftarrow GPR[rt]_{23..16}
          tempB_{7..0} \leftarrow GPR[rt]_{15..8}
          tempA_{7..0} \leftarrow GPR[rt]_{7..0}
     else
          tempD_{7..0} \leftarrow (GPR[rt]_{31})^{sa} || GPR[rt]_{31..24+sa})
          tempC_{7..0} \leftarrow (GPR[rt]_{23})^{sa} || GPR[rt]_{23..16+sa})
          tempB_{7..0} \leftarrow (GPR[rt]_{15})^{sa} || GPR[rt]_{15..8+sa})
          tempA_{7..0} \leftarrow (GPR[rt]_7)^{sa} || GPR[rt]_{7..sa})
    endif
    GPR[rd]_{31..0} \leftarrow tempD_{7..0} || tempC_{7..0} || tempB_{7..0} || tempA_{7..0}
SHRAV_R.QB
     sa_{2..0} \leftarrow GPR[rs]_{2..0}
     if (sa_2 = 0) then
          tempD_{8..0} \leftarrow (GPR[rt]_{31..24} || 0)
          tempC_{8..0} \leftarrow (GPR[rt]_{23..16} || 0)
          tempB_{8..0} \leftarrow (GPR[rt]_{15..8} || 0)
          tempA_{8..0} \leftarrow (GPR[rt]_{7..0} || 0)
     else
          \texttt{tempD}_{8..0} \leftarrow (\texttt{GPR[rt]}_{31})^{\texttt{sa}} | | \texttt{GPR[rt]}_{31..24+\texttt{sa-1}} ) + 1
          tempC_{8..0} \leftarrow (GPR[rt]_{23})^{sa} || GPR[rt]_{23..16+sa-1}) + 1
          \mathsf{tempB}_{8..0} \leftarrow (\mathsf{GPR[rt]}_{15})^{\mathsf{sa}} \mid \mathsf{GPR[rt]}_{15..8+\mathsf{sa}-1}) + 1
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

```
\begin{split} & \texttt{tempA}_{8..0} \leftarrow (\texttt{GPR[rt]}_7)^{\texttt{sa}} \mid \mid \texttt{GPR[rt]}_{7..\texttt{sa-1}}) + 1 \\ \texttt{endif} \\ & \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{tempD}_{8..1} \mid \mid \texttt{tempC}_{8..1} \mid \mid \texttt{tempB}_{8..1} \mid \mid \texttt{tempA}_{8..1} \end{split}
```

Exceptions:

	31	26	25	2	1 20	16	15	11	10 6	5	0
	SPECIAI 011111		1	rs		rt	rd		SHRAV[_R].PH 01x11	SHLL.QB 010011	
L	6			5	-	5	5		5	6	
	Format:	SHRAV	'[_R].PI '.PH '_R.PH	rd, r							MIPSDSP MIPSDSP

Purpose: Shift Right Arithmetic Variable Vector Pair Halfwords

Element-wise arithmetic right shift of two independent halfwords in a vector data type by a variable number of bits, with optional rounding.

Description: $rd \leftarrow rnd16(rt_{31..16} >> rs_{3..0}) || rnd16(rt_{15..0} >> rs_{3..0})$

The two halfword values in register *rt* are each independently shifted right, with each value's original sign bit duplicated into the most-significant bits emptied by the shift. In the non-rounding variant of this instruction, the two independent results are then written to the corresponding halfword elements of destination register *rd*.

In the rounding variant of this instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

The shift amount sa is given by the four least-significant bits of register rs; the remaining bits of rs are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{aligned} & \text{SHRAV.PH} \\ & \text{tempB}_{15..0} \leftarrow \text{shift16RightArithmetic(} \text{GPR[rt]}_{31..16}, \text{GPR[rs]}_{3..0} \text{ )} \\ & \text{tempA}_{15..0} \leftarrow \text{shift16RightArithmetic(} \text{GPR[rt]}_{15..0}, \text{GPR[rs]}_{3..0} \text{ )} \\ & \text{GPR[rd]}_{31..0} \leftarrow \text{tempB}_{15..0} \mid \mid \text{tempA}_{15..0} \end{aligned}
```

Exceptions:

MIPSDSP

31	1 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	rd	SHRAV_R.W 10111	SHLL.QB 010011
	6	5	5	5	5	6

Format: SHRAV_R.W rd, rt, rs

Purpose: Shift Right Arithmetic Variable Vector Word

Element-wise arithmetic right shift of a signed 32-bit word by a variable number of bits, with optional rounding.

Description: $rd \leftarrow rnd32(rt_{31..0} >> rs_{4..0})$

The word value in register *rt* is shifted right, with the value's original sign bit duplicated into the most-significant bits emptied by the shift. A 1 is then added at the most-significant discarded bit position before the result is written to destination register *rd*.

The shift amount sa is given by the five least-significant bits of register rs; the remaining bits of rs are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} \texttt{temp}_{31..0} &\leftarrow \texttt{rnd32ShiftRightArithmetic( GPR[rt]_{31..0}, GPR[rs]_{4..0} )} \\ \texttt{GPR[rd]}_{31..0} &\leftarrow \texttt{temp}_{31..0} \end{split}
```

Exceptions:

Format: SHRL.QB rd, rt, sa

Purpose: Shift Right Logical Vector Quad Bytes

Element-wise logical right shift of four independent bytes in a vector data type by a fixed number of bits.

Description: $rd \leftarrow rt_{31..24} >> sa) || (rt_{23..16} >> sa) || (rt_{15..8} >> sa) || (rt_{7..0} >> sa)$

The four byte values in register *rt* are each independently shifted right by *sa* bits and the *sa* most-significant bits of each value are set to zero. The four independent results are then written to the corresponding byte elements of destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mbox{tempD}_{7..0} \leftarrow \mbox{shift8Right( GPR[rt]_{31..24}, \mbox{sa })} \\ \mbox{tempC}_{7..0} \leftarrow \mbox{shift8Right( GPR[rt]_{23..16}, \mbox{sa })} \\ \mbox{tempB}_{7..0} \leftarrow \mbox{shift8Right( GPR[rt]_{15..8}, \mbox{sa })} \\ \mbox{tempA}_{7..0} \leftarrow \mbox{shift8Right( GPR[rt]_{7..0}, \mbox{sa })} \\ \mbox{GPR[rd]_{31..0}} \leftarrow \mbox{tempD}_{7..0} \mid \mbox{tempC}_{7..0} \mid \mbox{tempB}_{7..0} \mid \mbox{tempA}_{7..0} \\ \mbox{function shift8Right( a}_{7..0}, \mbox{s}_{2..0} ) \\ \mbox{if ( s}_{2..0} = 0 ) \mbox{then} \\ \mbox{temp}_{7..0} \leftarrow \mbox{temp}_{7..0} \\ \mbox{else} \\ \mbox{temp}_{7..0} \leftarrow \mbox{( 0}^{\rm S} \mid \mbox{a}_{7..\rm S} ) \\ \mbox{endif} \\ \mbox{return temp}_{7..0} \\ \mbox{endfunction shift8Right} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a word in a register without saturation, use the MIPS32 SLL instruction.

31		26	25	24	21	20 1	6 1	15 1	1	10	6	5	0
	SPECIAL3 011111		0	sa		rt		rd		SHRL.PH 11001		SHLL.QB 010011	
	6		1	4		5		5		5		6	

Format: SHRL.PH rd, rt, sa

Purpose: Shift Right Logical Two Halfwords

To execute a right shift of two independent halfwords in a vector data type by a fixed number of bits.

Description: $rd \leftarrow (rt_{31..16} >> sa) || (rt_{15..0} >> sa)$

The two halfwords in register *rt* are independently logically shifted right, inserting zeros into the bit positions emptied by the shift. The two halfword results are then written to the corresponding halfword elements in destination register *rd*.

The shift amount is provided by the *sa* field, which is interpreted as a four bit unsigned integer taking values between 0 and 15.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

31	26	6 25	21	20 16	15 11	10 6	5	0
:	SPECIAL3 011111	rs		rt	rd	SHRLV.QB 00011	SHLL.QB 010011	
	6	5		5	5	5	6	

Format: SHRLV.QB rd, rt, rs

Purpose: Shift Right Logical Variable Vector Quad Bytes

Element-wise logical right shift of four independent bytes in a vector data type by a variable number of bits.

Description: $rd \leftarrow (rt_{31..24} >> rs_{2..0}) || (rt_{23..16} >> rs_{2..0}) || (rt_{15..8} >> rs_{2..0}) || (rt_{7..0} >> rs_{2..0})$

The four byte values in register *rt* are each independently shifted right, inserting zeros into the most-significant bit positions emptied by the shift. The four independent results are then written to the corresponding byte elements of destination register *rd*.

The three least-significant bits of *rs* provide the shift value, interpreted as an unsigned integer; the remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{tempD}_{7..0} \leftarrow \text{shift8Right( GPR[rt]_{31..24}, GPR[rs]_{2..0})} \\ \text{tempC}_{7..0} \leftarrow \text{shift8Right( GPR[rt]_{23..16}, GPR[rs]_{2..0})} \\ \text{tempB}_{7..0} \leftarrow \text{shift8Right( GPR[rt]_{15..8}, GPR[rs]_{2..0})} \\ \text{tempA}_{7..0} \leftarrow \text{shift8Right( GPR[rt]_{7..0}, GPR[rs]_{2..0})} \\ \text{GPR[rd]_{31..0}} \leftarrow \text{tempD}_{7..0} \mid \mid \text{tempC}_{7..0} \mid \mid \text{tempB}_{7..0} \mid \mid \text{tempA}_{7..0} \end{array}
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL3 011111	rs	rt	rd	SHRLV.PH 11011	SHLL.QB 010011
	6	5	5	5	5	6

Format: SHRLV.PH rd, rt, rs

Purpose: Shift Variable Right Logical Pair of Halfwords

To execute a right shift of two independent halfwords in a vector data type by a variable number of bits.

Description: $rd \leftarrow (rt_{31..16} >> rs_{3..0}) || (rt_{15..0} >> rs_{3..0})$

The two halfwords in register *rt* are independently logically shifted right, inserting zeros into the bit positions emptied by the shift. The two halfword results are then written to the corresponding halfword elements in destination register *rd*.

The shift amount is provided by the four least-significant bits of register *rs*, which is interpreted as a four bit unsigned integer taking values between 0 and 15. The remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
sa_{3..0} \leftarrow GPR[rs]_{3..0}
tempB<sub>15..0</sub> \leftarrow 0^{sa} || GPR[rt]_{31..sa+16}
tempA<sub>15..0</sub> \leftarrow 0^{sa} || GPR[rt]_{15..sa}
GPR[rd]<sub>31..0</sub> \leftarrow tempB<sub>15..0</sub> || tempA<sub>15..0</sub>
```

Exceptions:

Reserved Instruction, DSP Disabled

MIPSDSP-R2

31	26	25 21	20 16	15 11	10 6	5 0	
SPECIAL3 011111		rs	rt	rd	SUBQ[_S].PH 01x11	ADDU.QB 010000	
	6	5	5	5	5	6	-
F	Format: SUBQ[SUBQ. SUBQ_						PSDSP PSDSP

Purpose: Subtract Fractional Halfword Vector

Element-wise subtraction of one vector of Q15 fractional halfword values from another to produce a vector of Q15 fractional halfword results, with optional saturation.

Description: $rd \leftarrow sat16(rs_{31..16} - rt_{31..16}) || sat16(rs_{15..0} - rt_{15..0})$

The two fractional halfwords in register *rt* are subtracted from the corresponding fractional halfword elements in register *rs*.

For the non-saturating version of this instruction, each result is written to the corresponding element in register *rd*. In the case of overflow or underflow, the result modulo 2 is written to register *rd*.

For the saturating version of the instruction, the subtraction is performed using signed saturating arithmetic. If the operation results in an overflow or an underflow, the result is clamped to either the largest representable value (0x7FFF hexadecimal) or the smallest representable value (0x8000 hexadecimal), respectively, before being written to the destination register *rd*.

For both instructions, if any of the individual subtractions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SUBQ.PH:
     tempB_{15..0} \leftarrow subtract16(GPR[rs]_{31..16}, GPR[rt]_{31..16})
     tempA_{15..0} \leftarrow subtract16(GPR[rs]_{15..0}, GPR[rt]_{15..0})
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid tempA_{15..0}
SUBQ_S.PH:
     \texttt{tempB}_{15..0} \leftarrow \texttt{sat16Subtract( GPR[rs]_{31..16}, GPR[rt]_{31..16})}
     tempA_{15..0} \leftarrow sat16Subtract(GPR[rs]_{15..0}, GPR[rt]_{15..0})
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid tempA_{15..0}
function subtract16( a_{15\ldots0},\ b_{15\ldots0} )
     \texttt{temp}_{16..0} \leftarrow ( a_{15} \mid \mid a_{15..0} ) - ( b_{15} \mid \mid b_{15..0} )
     if ( \texttt{temp}_{16} \neq \texttt{temp}_{15} ) then
          \texttt{DSPControl}_{\texttt{ouflag:20}} \leftarrow \texttt{1}
     endif
    return temp_{15..0}
endfunction subtract16
function sat16Subtract( a_{15\ldots0},\ b_{15\ldots0} )
     temp_{16..0} \leftarrow (a_{15} || a_{15..0}) - (b_{15} || b_{15..0})
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

```
if ( temp<sub>16</sub> \neq temp<sub>15</sub> ) then

if ( temp<sub>16</sub> = 0 ) then

temp \leftarrow 0x7FFF

else

temp \leftarrow 0x8000

endif

DSPControl<sub>ouflag:20</sub> \leftarrow 1

endif

return temp<sub>15..0</sub>

endfunction sat16Subtract
```

Exceptions:

MIPSDSP

31	26	25 21	20 16	15 1	1 10 6	5 0
	CIAL3 1111	rs	rt	rd	SUBQ_S.W 10111	ADDU.QB 010000
	6	5	5	5	5	6

Format: SUBQ_S.W rd, rs, rt

Purpose: Subtract Fractional Word

One Q31 fractional word is subtracted from another to produce a Q31 fractional result, with saturation.

Description: $rd \leftarrow sat32(rs_{31..0} - rt_{31..0})$

The Q31 fractional word in register *rt* is subtracted from the corresponding fractional word in register *rs*, and the 32bit result is written to destination register *rd*. The subtraction is performed using signed saturating arithmetic. If the operation results in an overflow or an underflow, the result is clamped to either the largest representable value (0x7FFFFFF hexadecimal) or the smallest representable value (0x80000000 hexadecimal), respectively, before being sign-extended and written to the destination register *rd*.

If the subtraction results in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the outflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mbox{temp}_{31..0} \leftarrow \mbox{sat32Subtract( GPR[rs]_{31..0} , \mbox{GPR[rt]}_{31..0} ) \\ \mbox{GPR[rd]_{31..0}} \leftarrow \mbox{temp}_{31..0} \\ \mbox{function sat32Subtract( a_{31..0}, b_{31..0} ) \\ \mbox{temp}_{32..0} \leftarrow (a_{31} \mid\mid a_{31..0} ) - (b_{31} \mid\mid b_{31..0} ) \\ \mbox{if (temp}_{32} \neq \mbox{temp}_{31} ) \mbox{then} \\ \mbox{if (temp}_{32} = 0 ) \mbox{then} \\ \mbox{temp}_{31..0} \leftarrow \mbox{0x7FFFFFF} \\ \mbox{else} \\ \mbox{temp}_{31..0} \leftarrow \mbox{0x8000000} \\ \mbox{endif} \\ \mbox{DSPControl}_{ouflag:20} \leftarrow 1 \\ \mbox{endif} \\ \mbox{return temp}_{31..0} \\ \mbox{endfunction sat32Subtract} \end{array}
```

Exceptions:

3	31	26	25	21	20	16	15	11	10 6	5	0
	SPECIAL3 011111		rs		r	t	rd		SUBQH[_R].PH 010x1	ADDUH.QB 011000	
	6		5		Ę	5	5		5	6	
	Format: SUBQH[_R].PH SUBQH.PH SUBQH_R.PH			rs, rt rs, rt						PSDSP-R2 PSDSP-R2	

Purpose: Subtract Fractional Halfword Vectors And Shift Right to Halve Results

Element-wise fractional subtraction of halfword vectors, with a right shift by one bit to halve each result, with optional rounding.

```
Description: rd \leftarrow round((rs_{31..16} - rt_{31..16}) >> 1) || round((rs_{15..0} - rt_{15..0}) >> 1)
```

Each element from the two halfword values in register *rt* is subtracted from the corresponding halfword element in register *rs* to create an interim 17-bit result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding halfword element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result; the interim result is then right-shifted by one bit and written to the destination register.

This instruction does not modify the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDQH.PH
    tempB_{15..0} \leftarrow rightShift1SubQ16(GPR[rs]_{31..16}, GPR[rt]_{31..16})
    tempA_{15..0} \leftarrow rightShift1SubQ16(GPR[rs]_{15..0}, GPR[rt]_{15..0})
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid tempA_{15..0}
ADDQH_R.PH
    tempB<sub>15..0</sub> ← roundRightShift1SubQ16( GPR[rs]<sub>31..16</sub> , GPR[rt]<sub>31..16</sub> )
    tempA_{15,..0} \leftarrow roundRightShift1SubQ16(GPR[rs]_{15,..0}, GPR[rt]_{15,..0})
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} || tempA_{15..0}
function rightShift1SubQ16( a_{15\ldots0} , b_{15\ldots0} )
    temp_{16..0} \leftarrow ((a_{15} || a_{15..0}) - (b_{15} || b_{15..0}))
    return temp_{16..1}
endfunction rightShift1SubQ16
function roundRightShift1SubQ16( a_{15\ldots0} , b_{15\ldots0} )
    \texttt{temp}_{16..0} \leftarrow ((a_{15} || a_{15..0}) - (b_{15} || b_{15..0}))
    \texttt{temp}_{16..0} \leftarrow \texttt{temp}_{16..0} + 1
    return temp<sub>16..1</sub>
endfunction roundRightShift1SubQ16
```

Exceptions:

31	20	6 25 21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	rd	SUBQH[_R].W 100x1	ADDUH.QB 011000	
	6	5	5	5	5	6	
	SUBQ		rs, rt rs, rt			MIPSDS MIPSDS	

Purpose: Subtract Fractional Words And Shift Right to Halve Results

Fractional subtraction of word vectors, with a right shift by one bit to halve the result, with optional rounding.

Description: $rd \leftarrow round((rs_{31..0} - rt_{31..0}) >> 1)$

The word in register *rt* is subtracted from the word in register *rs* to create an interim 33-bit result.

In the non-rounding instruction variant, the interim result is then shifted right by one bit before being written to the destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of the interim result; the interim result is then right-shifted by one bit and written to the destination register.

This instruction does not modify the DSPControl register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDQH.W

tempA<sub>31..0</sub> \leftarrow rightShift1SubQ32( GPR[rs]<sub>31..0</sub> , GPR[rt]<sub>31..0</sub> )

GPR[rd]<sub>31..0</sub> \leftarrow tempA<sub>31..0</sub>

ADDQH_R.W

tempA<sub>31..0</sub> \leftarrow roundRightShift1SubQ32( GPR[rs]<sub>31..0</sub> , GPR[rt]<sub>31..0</sub> )

GPR[rd]<sub>31..0</sub> \leftarrow tempA<sub>31..0</sub>

function rightShift1SubQ32( a<sub>31..0</sub> , b<sub>31..0</sub> )

temp<sub>32..0</sub> \leftarrow (( a<sub>31</sub> || a<sub>31..0</sub> ) - ( b<sub>31</sub> || b<sub>31..0</sub> ))

return temp<sub>32..1</sub>

endfunction rightShift1SubQ32( a<sub>31..0</sub> , b<sub>31..0</sub> )

temp<sub>32..0</sub> \leftarrow (( a<sub>31</sub> || a<sub>31..0</sub> ) - ( b<sub>31</sub> || b<sub>31..0</sub> ))

temp<sub>32..0</sub> \leftarrow (( a<sub>31</sub> || a<sub>31..0</sub> ) - ( b<sub>31</sub> || b<sub>31..0</sub> ))

temp<sub>32..0</sub> \leftarrow temp<sub>32..0</sub> + 1

return temp<sub>32..1</sub>

endfunction roundRightShift1SubQ32
```

Exceptions:

3	1	26	25	21	20	16	15	11	10 6	5	0
	SPECIAL 011111	.3		rs	rt		rd		SUBU[_S].QB 00x01	ADDU.QE 010000	\$
	6			5	5		5		5	6	
		SUBU.	QB	rd, rs, rd, rs,							MIPSDSP MIPSDSP

Purpose: Subtract Unsigned Quad Byte Vector

Element-wise subtraction of one vector of unsigned byte values from another to produce a vector of unsigned byte results, with optional saturation.

```
Description: rd \leftarrow sat8(rs_{31..24} - rt_{31..24}) || sat8(rs_{23..16} - rt_{23..16}) || sat8(rs_{15..8} - rt_{15..8}) || sat8(rs_{7..0} - rt_{7..0})
```

The four byte elements in *rt* are subtracted from the corresponding byte elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 256 is written into the corresponding position in register *rd*.

For the saturating version of the instruction the subtraction is performed using unsigned saturating arithmetic. If the subtraction results in underflow, the value is clamped to the smallest representable value (0 decimal, 0x00 hexadecimal) before being written to the destination register *rd*.

For each instruction, if any of the individual subtractions result in underflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SUBU. OB:
     \texttt{tempD}_{7..0} \leftarrow \texttt{subtractU8( GPR[rs]_{31..24}, GPR[rt]_{31..24})}
     tempC_{7..0} \leftarrow subtractU8(GPR[rs]_{23..16}, GPR[rt]_{23..16})
     tempB_{7..0} \leftarrow subtractU8(GPR[rs]_{15..8}, GPR[rt]_{15..8})
     \texttt{tempA}_{7..0} \leftarrow \texttt{subtractU8( GPR[rs]_{7..0}, GPR[rt]_{7..0})}
     GPR[rd]_{31..0} \leftarrow tempD_{7..0} \mid \mid tempC_{7..0} \mid \mid tempB_{7..0} \mid \mid tempA_{7..0}
SUBU_S.OB:
     \texttt{tempD}_{7..0} \leftarrow \texttt{satU8Subtract(GPR[rs]_{31..24}, GPR[rt]_{31..24})}
     tempC_{7..0} \leftarrow satU8Subtract(GPR[rs]_{23..16}, GPR[rt]_{23..16})
     \texttt{tempB}_{7..0} \leftarrow \texttt{satU8Subtract( GPR[rs]_{15..8}, GPR[rt]_{15..8})}
     \texttt{tempA}_{7..0} \leftarrow \texttt{satU8Subtract( GPR[rs]}_{7..0} , \texttt{GPR[rt]}_{7..0} )
     \texttt{GPR[rd]}_{31..0} \leftarrow \texttt{tempD}_{7..0} \mid \mid \texttt{tempC}_{7..0} \mid \mid \texttt{tempB}_{7..0} \mid \mid \texttt{tempA}_{7..0}
function subtractU8( a_{7 \ldots 0},\ b_{7 \ldots 0} )
     temp_{8..0} \leftarrow (0 || a_{7..0}) - (0 || b_{7..0})
     if ( temp_8 = 1 ) then
           \text{DSPControl}_{\text{ouflag:20}} \leftarrow 1
     endif
     return temp7..0
endfunction subtractU8
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

```
 \begin{array}{l} \text{function satU8Subtract(} a_{7..0}, b_{7..0} ) \\ \text{temp}_{8..0} \leftarrow ( 0 \mid \mid a_{7..0} ) - ( 0 \mid \mid b_{7..0} ) \\ \text{if (temp}_8 = 1 ) \text{then} \\ \text{temp}_{7..0} \leftarrow 0 \\ \text{x00} \\ \text{DSPControl}_{ouflag:20} \leftarrow 1 \\ \text{endif} \\ \text{return temp}_{7..0} \\ \text{endfunction satU8Subtract} \end{array}
```

Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0	
	SPECIAL3 011111	rs	rt	rd	SUBU[_S].PH 01x01	ADDU.QB 010000	
	6	5	5	5	5	6	,
	Format: SUBU [SUBU . SUBU_					MIPSDS MIPSDS	-

Purpose: Subtract Unsigned Integer Halfwords

Element-wise subtraction of pairs of unsigned integer halfwords, with optional saturation.

Description: $rd \leftarrow sat16(rs_{31..16} - rt_{31..16}) || sat16(rs_{15..0} - rt_{15..0})$

The two unsigned integer halfwords in register *rs* are subtracted from the corresponding unsigned integer halfwords in register *rt*. The unsigned results are then written to the corresponding element in destination register *rd*.

In the saturating version of the instruction, if either subtraction results in an underflow the result is clamped to the minimum unsigned integer halfword value (0x0000 hexadecimal), before being written to the destination register *rd*.

For both instruction variants, if either subtraction causes an underflow the instruction writes a 1 to bit 20 in the *DSPControl* register in the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SUBU.PH
     tempB_{15..0} \leftarrow subtractU16U16(GPR[rt]_{31..16}, GPR[rs]_{31..16})
     \texttt{tempA}_{15..0} \leftarrow \texttt{subtractU16U16(GPR[rt]_{15..0}, GPR[rs]_{15..0})}
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid tempA_{15..0}
SUBU_S.PH
     tempB_{15..0} \leftarrow satU16SubtractU16U16(GPR[rt]_{31..16}, GPR[rs]_{31..16})
     \texttt{tempA}_{15..0} \leftarrow \texttt{satU16SubtractU16U16( GPR[rt]_{15..0}, GPR[rs]_{15..0})}
    GPR[rd]_{31..0} \leftarrow tempB_{15..0} \mid \mid tempA_{15..0}
function subtractU16U16( a_{15\ldots0},\ b_{15\ldots0} )
     \texttt{temp}_{16..0} \leftarrow ( 0 \mid \mid \texttt{a}_{15..0} ) - ( 0 \mid \mid \texttt{b}_{15..0} )
     if ( temp_{16} = 1 ) then
          DSPControl_{ouflag:20} \leftarrow 1
     endif
     return temp<sub>15..0</sub>
endfunction subtractU16U16
function satU16SubtractU16U16( a_{15\ldots0},\ b_{15\ldots0} )
     temp_{16..0} \leftarrow (0 || a_{15..0}) - (0 || b_{15..0})
     if ( temp_{16} = 1 ) then
          \texttt{temp}_{\texttt{15..0}} \leftarrow \texttt{0x0000}
          DSPControl_{ouflag:20} \leftarrow 1
     endif
     return temp<sub>15..0</sub>
```

MIPS32® Architecture for Programmers VolumeIV-e, Revision 2.22

endfunction satU16SubtractU16U16

Exceptions:

3	51	26	25	21	20	16	15	11	10	6	5		0
	SPECIAL 011111	.3	rs			rt		rd	SUBUE 000x			DUH.QB)11000	
	6		5			5		5	5			6	
		SUBUH	.QB	rd, r rd, r									SDSP-R2 SDSP-R2

Purpose: Subtract Unsigned Bytes And Right Shift to Halve Results

Element-wise subtraction of two vectors of unsigned bytes, with a one-bit right shift to halve results and optional rounding.

```
Description: rd \leftarrow round((rs_{31..24} - rt_{31..24}) >>1) || round((rs_{23..16} - rt_{23..16}) >>1) || round((rs_{15..8} - rt_{15..8}) >>1) || round((rs_{7..0} - rt_{7..0}) >>1)
```

The four unsigned byte values in register *rt* are subtracted from the corresponding unsigned byte values in register *rs*. Each unsigned result is then halved by shifting right by one bit position. The byte results are then written to the corresponding elements of destination register *rd*.

In the rounding variant of the instruction, a value of 1 is added to the result of each subtraction at the discarded bit position before the right shift.

The results of this instruction never overflow; no bits of the outflag field in the DSPControl register are written.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{split} \text{SUBUH}.\text{QB} \\ & \text{tempD}_{7..0} \leftarrow ( \ ( \ 0 \ || \ \text{GPR}[\text{rs}]_{31..24} \ ) - ( \ 0 \ || \ \text{GPR}[\text{rt}]_{31..24} \ )) >> 1 \\ & \text{tempC}_{7..0} \leftarrow ( \ ( \ 0 \ || \ \text{GPR}[\text{rs}]_{23..16} \ ) - ( \ 0 \ || \ \text{GPR}[\text{rt}]_{23..16} \ )) >> 1 \\ & \text{tempB}_{7..0} \leftarrow ( \ ( \ 0 \ || \ \text{GPR}[\text{rs}]_{15..8} \ ) - ( \ 0 \ || \ \text{GPR}[\text{rt}]_{15..8} \ )) >> 1 \\ & \text{tempA}_{7..0} \leftarrow ( \ ( \ 0 \ || \ \text{GPR}[\text{rs}]_{7..0} \ ) - ( \ 0 \ || \ \text{GPR}[\text{rt}]_{7..0} \ )) >> 1 \\ & \text{GPR}[\text{rd}]_{..0} \leftarrow \ \text{tempD}_{7..0} \ || \ \text{tempC}_{7..0} \ || \ \text{tempB}_{7..0} \ || \ \text{tempA}_{7..0} \\ \end{split}
```

Exceptions:

31		26	25		21	20 11	1	0 6	5 0	
S	SPECIAL3 011111			rs		mask		WRDSP 10011	EXTR.W 111000	
	6			5		10		5	6	
Fo	WF	RDSP RDSP RDSP	rs,	mask					MIPS Assembly I	

Purpose: Write Fields to DSPControl Register from a GPR

To copy selected fields from the specified GPR to the special-purpose DSPControl register.

Description: DSPControl ← select(mask, GPR[rs])

Selected fields in the special register *DSPControl* are overwritten with the corresponding bits from the source GPR *rs*. Each of bits 0 through 5 of the *mask* operand corresponds to a specific field in the *DSPControl* register. A mask bit value of 1 indicates that the field will be overwritten using the bits from the same bit positions in register *rs*, and a mask bit value of 0 indicates that the corresponding field will be unchanged. Bits 6 through 9 of the *mask* operand are ignored.

The table below shows the correspondence between the bits in the *mask* operand and the fields in the *DSPControl* register; mask bit 0 is the least-significant bit in *mask*.

Bit	31 24	23 16	15	14	13	12 7	6	5 0	
DSPControl field	ccond	ouflag	0	EFI	С	scount		pos	
Mask bit	4	3		5	2	1		0	7

For example, to overwrite only the scount field in *DSPControl*, the value of the *mask* operand used will be 2 decimal (0x02 hexadecimal). After execution of the instruction, the scount field in *DSPControl* will have the value of bits 7 through 12 of the specified source register *rs* and the remaining bits in *DSPControl* are unmodified.

The one-operand version of the instruction provides a convenient assembly idiom that allows the programmer to write all the allowable fields in the *DSPControl* register from the source GPR, i.e., it is equivalent to specifying a *mask* value of 31 decimal (0x1F hexadecimal).

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \text{newbits}_{31..0} \leftarrow 0^{32} \\ \text{overwrite}_{31..0} \leftarrow 0 \\ \text{xFFFFFF} \\ \text{if } ( \text{ mask}_0 = 1 ) \text{ then} \\ \text{overwrite}_{5..0} \leftarrow 0^6 \\ \text{newbits}_{5..0} \leftarrow \text{GPR}[\text{rs}]_{5..0} \\ \text{endif} \\ \text{if } ( \text{ mask}_1 = 1 ) \text{ then} \\ \text{overwrite}_{12..7} \leftarrow 0^6 \\ \text{newbits}_{12..7} \leftarrow \text{GPR}[\text{rs}]_{12..7} \\ \text{endif} \\ \text{if } ( \text{ mask}_2 = 1 ) \text{ then} \\ \text{overwrite}_{13} \leftarrow 0 \end{array}
```

```
newbits_{13} \leftarrow GPR[rs]_{13}
endif
if ( mask_3 = 1 ) then
   overwrite<sub>23..16</sub> \leftarrow 0^8
    newbits_{23..16} \leftarrow GPR[rs]_{23..16}
endif
if (mask_4 = 1) then
    overwrite<sub>31..24</sub> \leftarrow 0^8
    newbits_{31..24} \leftarrow GPR[rs]_{31..24}
endif
if (mask_5 = 1) then
     overwrite_{14} \leftarrow 0
    newbits_{14} \leftarrow GPR[rs]_{14}
endif
DSPControl \leftarrow DSPControl and overwrite<sub>31..0</sub>
DSPControl \leftarrow DSPControl or \texttt{new}_{\texttt{31..0}}
```

Exceptions:

Endian-Agnostic Reference to Register Elements

A.1 Using Endian-Agnostic Instruction Names

Certain instructions being proposed in the ASE only operate on a subset of the operands in the register. In most cases, this is simply the left (\mathbf{L}) or right (\mathbf{R}) half of the register. Some instructions refer to the left alternating (\mathbf{LA}) or right alternating (\mathbf{RA}) elements of the register. But this type of reference does not take the endian-ness of the processor and memory into account. Since the DSP ASE instructions do not take the endian-ness into account and simply use the left or right part of the register, this section describes a method by which users can take advantage of user-defined macros to translate the given instruction to the appropriate one for a given processor endian-ness.

An example is given below that uses actual element numbers in the mnemonics to be endian-agnostic.

In the MIPS32 architecture, the following conventions could be used:

- PH0 refers to halfword element 0 (from a pair in the specified register).
- PH1 refers to halfword element 1.
- QB01 refers to byte elements 0 and 1 (from a quad in the specified register).
- QB23 refers to byte elements 2 and 3.
- QB02 refers to (even) byte elements 0 and 2.
- QB13 refers to (odd) byte elements 1 and 3.

The even and odd subsets are mainly used in storing, computing on, and loading complex numbers that have a real and imaginary part. If the real and imaginary parts of a complex number are stored in consecutive memory locations, then computations that involve only the real or only the imaginary parts must first extract these to a different register. This can most effectively be done using the even and odd formats of the relevant operations.

Note that these mnemonics are translated by the assembler to underlying real instructions that operate on absolute element positions in the register based on the endian-ness of the processor.

A.2 Mapping Endian-Agnostic Instruction Names to DSP ASE Instructions

To illustrate this process, we will use one instruction as an example. This can be repeated for all the relevant instructions in the ASE.

The **MULEQ_S** instruction multiplies fractional data operands to expanded full-size results in a destination register with optional saturation. Since the result occupies twice the width of the input operands, only half the operands from the source registers are operated on at a time. So the complete instruction mnemonic would be given as **MULEQ_S.W.PH0 rd, rs, rt** where the second part (after the first dot) indicates the size of the result, and the third

part (after the second dot) indicates the element of the source register being used, which in this example is the 0th element. The real instructions that the hardware implements are **MULEQ_S.W.PHL** and **MULEQ_S.W.PHR** which operate on the left halfword element and the right halfword element respectively, of the given source registers, as shown in Figure A-1. The user can map the user instruction (with **.PH0**) to the **MULEQ_S.W.PHL** real instruction if the processor is big-endian or to the real instruction **MULEQ_S.W.PHR** if the processor is little-endian.





Figure A-1 The Endian-Independent PHL and PHR Elements in a GPR for the MIPS32® Architecture

Then **MULEQ_S.W.PH1 rd, rs, rt** instruction can be mapped to **MULEQ_S.W.PHR** if the processor is big-endian (see Figure A-2), and to **MULEQ_S.W.PHL** real instruction if the processor is little-endian (see Figure A-3).







Figure A-3 The Little-Endian PH0 and PH1 Elements in a GPR for the MIPS32® Architecture



To specify the even and odd type operations, a user instruction (to use odd elements) such as **PRECEQ_S.PH.QB02** (which precision expands the values) would be mapped to **PRECEQ_S.PH.QBLA** or **PRECEQ_S.PH.QBRA** depending on whether the endian-ness of the processor was big or little, respectively. (**LA** stands for left-alternating and **RA** for right-alternating).

Figure A-4 The Endian-Independent QBL and QBR Elements in a GPR for the MIPS32® Architecture





Figure A-5 The Endian-Independent QBLA and QBRA Elements in a GPR for the MIPS32® Architecture



Endian-Agnostic Reference to Register Elements

Revision History

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself.

Version	Date	Comments
1.00	6 July, 2005	Initial revision
1.10	30 January, 2006	Typographical fixes.
2.00	12 January, 2007	Added the DSP ASE Rev2 instructions to the specification and related material.
2.10	18 May, 2007	Allow MADD, MADDU, MSUB, MSUBU, MULT, and MULTU that access ac1-ac3 to be in the DSP ASE (Revision 1) version. Fix typographical errors.
2.20	July 15, 2008	 Update copyrights. Update contact information.
2.21	January 02, 2009	• EXTR.W, EXTR_R.W, EXTR_RS.W, EXTRV.W, EXTRV_R.W and EXTRV_RS.W all set DSPControl_ouflag for overflow/saturation, even for intermediate values.
2.22	January 06, 2009	 SHRA[_R].* Operation description was incorrectly not using the rounded intermediate values. PRECRQU_S* instructions set bit 22 in DSPControl if clamping occurred. DPAQX_S.W.PH, PDAQX_SA.W.PH, DPSQX_S.W.PH, DPSQX_SA.W.PH were incorrectly marked DSP ASE Rev1 instructions, actually Rev2 instructions.